J. C. Lee, and H. Zhao, “IIIV MOSFETs with ALD High-k Gate
Dielectrics,” Wiley-VCH Verlag GmbH & Co. KGaA, 2012, pp. 433–
 S. Datta, A. V. Thathachary, L. Liu, E. Hwang, A. Agrawal, and N.
Agrawal, “III-V Compound Semiconductor Field Effect Transistors for
Low Power Digital Logic,” ECS Transactions, vol. 53(3), pp. 3-14,
 T. Homma, K. Hasegawa, H. Watanabe, S. Hara, and H. I. Fujishiro,
“Comparative study on nano-scale III-V MOSFETs with various
channel materials using quantum-corrected Monte Carlo simulation,”
Physica Status Solidi (c), vol. 9(2), pp. 346–349, 2012.
 S. Tewari, A. Biswas, and A. Mallik, “Study of InGaAs-Channel
MOSFETs for Analog/Mixed-Signal System-on-Chip Applications,”
IEEE Electron Device Lett, vol. 33, pp. 372–374, Mar. 2012.
 M. Egard, L. Ohlsson, M. Arlelid, K. M. Persson, B. M. Borg, F.
Lenrick, R. Wallenberg, E. Lind, and L. E. Wernersson, “High-
Frequency Performance of Self-Aligned Gate-Last Surface Channel
In0.53Ga0.47As MOSFET,” IEEE Electron Device Lett., vol. 33, pp. 369–
371, Mar. 2012.
 A. T. M.G. Sarwar, M. R. Siddiqui, M. M. Satter, and A. Haque, “On the
Enhancement of the Drain Current in Indium-Rich InGaAs Surface-
Channel MOSFETs,” IEEE Transactions on Electron Devices, vol. 59,
pp. 1653–1660, Jun. 2012.
 J. B. Steighner, J. S. Yuan, and Y. Liu, “Simulation and analysis of
InGaAs power MOSFET performances and reliability,” IEEE Trans.
Electron Devices, vol. 58, pp. 180–189, Jan. 2011.
 ATLAS User’s manual: Device simulation software, Silvaco Int., Santa
Clara, CA, (2010).