In this paper we ultra low-voltage and high speed CMOS domino logic. For supply voltages below 500mV the delay for a ultra low-voltage NAND2 gate is aproximately 10% of a complementary CMOS inverter. Furthermore, the delay variations due to mismatch is much less than for conventional CMOS. Differential domino gates for AND/NAND and OR/NOR operation are presented.
 Chandrakasan A.P. Sheng S. Brodersen R.W.: "Low-power CMOS digital
design" , IEEE Journal of Solid-State Circuits, Volume 27, Issue 4, April
1992 Page(s):473 - 484
 Verma N. Kwong J. Chandrakasan A.P.: "Nanometer MOSFET Variation
in Minimum Energy Subthreshold Circuits" , IEEE Transactions on
Electron Devices, Vol. 55, NO. 1, January 2008 Page(s):163 - 174
 Y. Berg, D. T. Wisland and T. S. Lande: "Ultra Low-Voltage/Low-
Power Digital Floating-Gate Circuits", IEEE Transactions on Circuits
and Systems, vol. 46, No. 7, pp. 930-936,july 1999.
 K. Kotani, T. Shibata, M. Imai and T. Ohmi. "Clocked-Neuron-MOS
Logic Circuits Employing Auto-Threshold-Adjustment", In IEEE International
Solid-State Circuits Conference (ISSCC), pp. 320-321,388, 1995.
 T. Shibata and T. Ohmi. " A Functional MOS Transistor Featuring Gate-
Level Weighted Sum and Threshold Operations", In IEEE Transactions
on Electron Devices, vol 39, 1992.
 Y. Berg, Tor S. Lande and ├ÿ. N├ªss. "Programming Floating-Gate Circuits
with UV-Activated Conductances", IEEE Transactions on Circuits and
Systems -II: Analog and Digital Signal Processing, vol 48, no. 1,pp 12-
 Y. Berg "Novel Ultra Low-Voltage and High Speed Domino CMOS
Logic", In proc. IEEE/IFIP International Conference on VLSI and systemon-
Chip (VLSI-SoC), Madrid 27-29 september 2010.
 Y. Berg "Ultra Low Voltage Static Carry Generate Circuit", In Proc.
IEEE International Symposium on Circuits and Systems (ISCAS), Paris,
 Y. Berg: "Static Ultra Low Voltage CMOS Logic", In Proc. IEEE
NORCHIP Conference, Trondheim, NORWAY, november 2009.