Open Science Research Excellence

Open Science Index

Commenced in January 2007 Frequency: Monthly Edition: International Publications Count: 29830


Select areas to restrict search in scientific publication database:
10008678
Reversible Binary Arithmetic for Integrated Circuit Design
Abstract:
Application of reversible logic in integrated circuits results in the improved optimization of power consumption. This technology can be put into use in a variety of low power applications such as quantum computing, optical computing, nano-technology, and Complementary Metal Oxide Semiconductor (CMOS) Very Large Scale Integrated (VLSI) design etc. Logic gates are the basic building blocks in the design of any logic network and thus integrated circuits. In this paper, reversible Dual Key Gate (DKG) and Dual key Gate Pair (DKGP) gates that work singly as full adder/full subtractor are used to realize the basic building blocks of logic circuits. Reversible full adder/subtractor and parallel adder/ subtractor are designed using other reversible gates available in the literature and compared with that of DKG & DKGP gates. Efficient performance of reversible logic circuits relies on the optimization of the key parameters viz number of constant inputs, garbage outputs and number of reversible gates. The full adder/subtractor and parallel adder/subtractor design with reversible DKGP and DKG gates results in least number of constant inputs, garbage outputs, and number of reversible gates compared to the other designs. Thus, this paper provides a threshold to build more complex arithmetic systems using these reversible logic gates, leading to the enhanced performance of computing systems.
Digital Object Identifier (DOI):

References:

[1] R. Landauer, “Irreversibility and Heat Generation in the Computing Process”, IBM J. Research and Development, vol. 3, pp. 183-191, July 1961.
[2] C. H. Bennett, “Logical Reversibility of Computation”, IBM J. Research and Development, pp.525-532, November 1973.
[3] Thapliyal, H. and Ranganathan, N., “Design of Reversible Sequential Circuits optimizing Quantum Cost, Delay, and Garbage Outputs”, 2010 ACM J. Emerg. Technol. Comput. Syst. 6, 4, Article 14, (December 2010), 31 pages.
[4] D. Krishnaveni, M. Geetha Priya, ‘A Novel Design of Reversible Serial and Parallel Adder/ Subtractor’ IJEST vol 3,No 3, March 2011, pg 2280-2288.
[5] D. Krishnaveni, M. Geetha Priya, K. Baskaran, “Design of an Efficient Reversible 8x8 Wallace Tree Multiplier” World Applied Sciences Journal 20 (8): 1159-1165, © IDOSI Publications, 2012
[6] H. R. Bhagyalakshmi and M. K. Venkatesha, ‘An improved design of a multiplier using reversible logic gates’, International Journal of Engineering Science and Technology Vol. 2(8), 2010, 3838-3845
[7] D. Krishnaveni, M. Geetha Priya,‘A Novel Reversible EX-NOR SV Gate and Its Application’ vol 5, LNNS series, Springer, pg 105-114.
[8] Thapliyal, H. and Ranganathan, N. (2011) A New Design of the Reversible Subtractor Circuit. Proceedings of IEEE International Conference on Nanotechnology, Portland, 15-18 August 2011, 1430-1435.
[9] Md. Saiful Islam,’ A Novel Quantum Cost Efficient Reversible Full Adder Gate in Nanotechnology’
[10] M. Surekha,’ Efficient Approaches for Designing Quantum Costs of Various Reversible Gates’, International Journal of Engineering Studies. ISSN 0975-6469 Volume 9, Number 1 (2017), pp. 57-78
[11] Maii T. Emam, Layle A. A. Elsayed, ‘Reversible Full Adder/ Subtractor’ Symbolic and Numerical Methods, Modeling and Applications to Circuit Design. (SM2ACD), 2010 XIth International Workshop on. IEEE, 2010
[12] Neeraj Kumar Misra, Mukesh Kumar Kushwaha, Subodh Wairya,’ Cost Efficient Design of Reversible Adder Circuits for Low Power Applications’, International Journal of Computer Applications (0975 – 8887) Volume 117 – No. 19, May 2015
[13] V.Kamalakannan1, Shilpakala.V2, Ravi. H. N,’ Design of Adder/ Subtractor Circuits Based On Reversible Gates’, International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering Vol. 2, Issue 8, August 2013, ISSN 2320 – 3765
[14] Rangaraju H G, Venugopal U, Muralidhara K N, Raja K B, “Low Power Reversible Parallel Binary Adder/Subtractor”, International Journal of VLSI design & Communication Systems, Vol. 1, No. 3, pp. 23-34, 2010
[15] P. K. Lala, J. P. Parkerson, P. Chakraborty,’ Adder Designs using Reversible Logic Gates’, WSEAS Transactions on Circuits and Systems, Issue 6, Volume 9, June 2010, pg-369-378
[16] J.W. Bruce, M.A. Thornton, L. Shivakumaraiah, P.S. Kokate, X. Li, ‘Efficient Adder Circuits Based on a Conservative Reversible Logic Gate’
Vol:13 No:07 2019Vol:13 No:06 2019Vol:13 No:05 2019Vol:13 No:04 2019Vol:13 No:03 2019Vol:13 No:02 2019Vol:13 No:01 2019
Vol:12 No:12 2018Vol:12 No:11 2018Vol:12 No:10 2018Vol:12 No:09 2018Vol:12 No:08 2018Vol:12 No:07 2018Vol:12 No:06 2018Vol:12 No:05 2018Vol:12 No:04 2018Vol:12 No:03 2018Vol:12 No:02 2018Vol:12 No:01 2018
Vol:11 No:12 2017Vol:11 No:11 2017Vol:11 No:10 2017Vol:11 No:09 2017Vol:11 No:08 2017Vol:11 No:07 2017Vol:11 No:06 2017Vol:11 No:05 2017Vol:11 No:04 2017Vol:11 No:03 2017Vol:11 No:02 2017Vol:11 No:01 2017
Vol:10 No:12 2016Vol:10 No:11 2016Vol:10 No:10 2016Vol:10 No:09 2016Vol:10 No:08 2016Vol:10 No:07 2016Vol:10 No:06 2016Vol:10 No:05 2016Vol:10 No:04 2016Vol:10 No:03 2016Vol:10 No:02 2016Vol:10 No:01 2016
Vol:9 No:12 2015Vol:9 No:11 2015Vol:9 No:10 2015Vol:9 No:09 2015Vol:9 No:08 2015Vol:9 No:07 2015Vol:9 No:06 2015Vol:9 No:05 2015Vol:9 No:04 2015Vol:9 No:03 2015Vol:9 No:02 2015Vol:9 No:01 2015
Vol:8 No:12 2014Vol:8 No:11 2014Vol:8 No:10 2014Vol:8 No:09 2014Vol:8 No:08 2014Vol:8 No:07 2014Vol:8 No:06 2014Vol:8 No:05 2014Vol:8 No:04 2014Vol:8 No:03 2014Vol:8 No:02 2014Vol:8 No:01 2014
Vol:7 No:12 2013Vol:7 No:11 2013Vol:7 No:10 2013Vol:7 No:09 2013Vol:7 No:08 2013Vol:7 No:07 2013Vol:7 No:06 2013Vol:7 No:05 2013Vol:7 No:04 2013Vol:7 No:03 2013Vol:7 No:02 2013Vol:7 No:01 2013
Vol:6 No:12 2012Vol:6 No:11 2012Vol:6 No:10 2012Vol:6 No:09 2012Vol:6 No:08 2012Vol:6 No:07 2012Vol:6 No:06 2012Vol:6 No:05 2012Vol:6 No:04 2012Vol:6 No:03 2012Vol:6 No:02 2012Vol:6 No:01 2012
Vol:5 No:12 2011Vol:5 No:11 2011Vol:5 No:10 2011Vol:5 No:09 2011Vol:5 No:08 2011Vol:5 No:07 2011Vol:5 No:06 2011Vol:5 No:05 2011Vol:5 No:04 2011Vol:5 No:03 2011Vol:5 No:02 2011Vol:5 No:01 2011
Vol:4 No:12 2010Vol:4 No:11 2010Vol:4 No:10 2010Vol:4 No:09 2010Vol:4 No:08 2010Vol:4 No:07 2010Vol:4 No:06 2010Vol:4 No:05 2010Vol:4 No:04 2010Vol:4 No:03 2010Vol:4 No:02 2010Vol:4 No:01 2010
Vol:3 No:12 2009Vol:3 No:11 2009Vol:3 No:10 2009Vol:3 No:09 2009Vol:3 No:08 2009Vol:3 No:07 2009Vol:3 No:06 2009Vol:3 No:05 2009Vol:3 No:04 2009Vol:3 No:03 2009Vol:3 No:02 2009Vol:3 No:01 2009
Vol:2 No:12 2008Vol:2 No:11 2008Vol:2 No:10 2008Vol:2 No:09 2008Vol:2 No:08 2008Vol:2 No:07 2008Vol:2 No:06 2008Vol:2 No:05 2008Vol:2 No:04 2008Vol:2 No:03 2008Vol:2 No:02 2008Vol:2 No:01 2008
Vol:1 No:12 2007Vol:1 No:11 2007Vol:1 No:10 2007Vol:1 No:09 2007Vol:1 No:08 2007Vol:1 No:07 2007Vol:1 No:06 2007Vol:1 No:05 2007Vol:1 No:04 2007Vol:1 No:03 2007Vol:1 No:02 2007Vol:1 No:01 2007