3D Quantum Numerical Simulation of Horizontal Rectangular Dual Metal Gate\Gate All Around MOSFETs
 The International Technology Roadmap for Semiconductors (ITRS), 2012.
 S. D. Suk, S.-Y. Lee, S.-M. Kim, E.-J. Yoon, M.-S. Kim, M. Li, C. W. Oh, K. H. Yeo, S. H. Kim, D.-S. Shin, K.-H. Lee, H. S. Park, J. N. Han, C. J. Park, J.-B. Park, D.-W. Kim, D. Park, and B.-I. Ryu, ”High performance 5 nm radius twin silicon nanowire MOSFET (TSN).
 J.-T. Park et al., IEEE Trans. Elec. Dev., 49(12), p.22
 Martinez , A. Brown, S. Roy, and A. Asenov , " Negf simulations of a junctionless if gate -all-around nanowire transistor with discrete dopants, "in Ultimate Integration on Silicon ( ULIS )2011 12th International Conference on, P. 1-4 , IEEE , 2011.
 P. Razavi , G. Fagas , I. Ferain , N. Akhavan , R. Yu, and J. Colinge , "Performance investigation of junctionless Multigate short -channel transistors , "in Ultimate Integration on Silicon ( ULIS ), 201112th International Conference on, P. 1-3 , IEEE , 2011.WFET): Fabrication on bulk Si wafer, characteristics, and reliability,” IEDM Tech. Dig., 2005, pp. 717720.
 H. A. El Hamid, B. Iñiguez, and J. Roig, "Analytical model of the threshold voltage and subthreshold swing of undoped cylindrical gate-allaround-based MOSFETs,” IEEE Trans. Electron Devices, vol. 54, no. 3, pp. 572–579, Mar. 2007.
 G. Iannaccone, G. Curatola, G. Fiori, "Effective Bohm Quantum Potential for device simulators based on drift diffusion and energy transport”, Simu- lation of Semiconductor Processes and Devices 2004, vol. 2004, pp. 275 -278, Sept. 2004.
 SILVACO, ATLAS User’s Manual, Ver. 4.0, June 1995