Excellence in Research and Innovation for Humanity
%0 Journal Article
%A P.K. Sharma and  B. Bhargava and  S. Akashe
%D 2013 
%J  International Journal of Electrical, Computer, Energetic, Electronic and Communication Engineering
%B World Academy of Science, Engineering and Technology
%I International Science Index 73, 2013
%T Reduction of Leakage Power in Digital Logic Circuits Using Stacking Technique in 45 Nanometer Regime
%U http://waset.org/publications/17356
%V 73
%X Power dissipation due to leakage current in the digital circuits is a biggest factor which is considered specially while designing nanoscale circuits. This paper is exploring the ideas of reducing leakage current in static CMOS circuits by stacking the transistors in increasing numbers. Clearly it means that the stacking of OFF transistors in large numbers result a significant reduction in power dissipation. Increase in source voltage of NMOS transistor minimizes the leakage current. Thus stacking technique makes circuit with minimum power dissipation losses due to leakage current. Also some of digital circuits such as full adder, D flip flop and 6T SRAM have been simulated in this paper, with the application of reduction technique on ‘cadence virtuoso tool’ using specter at 45nm technology with supply voltage 0.7V.

%P 60 - 65