Open Science Research Excellence

Abdelmonaem Ayachi

Publications

1

Publications

1
10003320
A Fault-Tolerant Full Adder in Double Pass CMOS Transistor
Abstract:

This paper presents a fault-tolerant implementation for adder schemes using the dual duplication code. To prove the efficiency of the proposed method, the circuit is simulated in double pass transistor CMOS 32nm technology and some transient faults are voluntary injected in the Layout of the circuit. This fully differential implementation requires only 20 transistors which mean that the proposed design involves 28.57% saving in transistor count compared to standard CMOS technology.

Keywords:
Semiconductors, digital electronics, double pass transistor technology, Full adder, fault tolerance.