Open Science Research Excellence

Yavar Safaei Mehrabani

Publications

1

Publications

1
11718
Efficient Power-Delay Product Modulo 2n+1 Adder Design
Abstract:

As embedded and portable systems were emerged power consumption of circuits had been major challenge. On the other hand latency as determines frequency of circuits is also vital task. Therefore, trade off between both of them will be desirable. Modulo 2n+1 adders are important part of the residue number system (RNS) based arithmetic units with the interesting moduli set (2n-1,2n, 2n+1). In this manuscript we have introduced novel binary representation to the design of modulo 2n+1 adder. VLSI realization of proposed architecture under 180 nm full static CMOS technology reveals its superiority in terms of area, power consumption and power-delay product (PDP) against several peer existing structures.

Keywords:
Computer arithmetic, modulo 2n+1 adders,Residue Number System (RNS), VLSI.