Simulation Based VLSI Implementation of Fast Efficient Lossless Image Compression System Using Adjusted Binary Code & Golomb Rice Code

N. Muthukumaran, R. Ravi

Abstract—The Simulation based VLSI Implementation of FELICS (Fast Efficient Lossless Image Compression System) Algorithm is proposed to provide the lossless image compression and is implemented in simulation oriented VLSI (Very Large Scale Integrated). To analyze the performance of Lossless image compression and to reduce the image without losing image quality and then implemented in VLSI based FELICS algorithm. In FELICS algorithm, which consists of simplified adjusted binary code for Image compression and these compression image is converted in pixel and then implemented in VLSI domain. This parameter is used to achieve high processing speed and minimize the area and power. The simplified adjusted binary code reduces the number of arithmetic operation and achieved high processing speed. The color difference preprocessing is also proposed to improve coding efficiency with simple arithmetic operation. Although VLSI based FELICS Algorithm provides effective solution for hardware architecture design for regular pipelining data flow parallelism with four stages. With two level parallelisms, consecutive pixels can be classified into even and odd samples and the individual hardware engine is dedicated for each one. This method can be further enhanced by multilevel parallelisms.

Keywords—Image compression, Pixel, Compression Ratio, Adjusted Binary code, Golomb Rice code, High Definition display, VLSI Implementation.

I. INTRODUCTION

This compression document is useful because it reduce the consumption of expensive resources, such as hard disk space or transmission bandwidth [1]. On the downside, compressed data must be decompressed to be used, and this extra processing may be unfavorable to some applications. For instance, a compression scheme for video may require expensive hardware for the video to be decompressed fast enough to be viewed as its being decompressed [5], [8]. Most lossless compression programs do two things in sequence: the first step generates a statistical model for the input data and the second step uses this model to map input data to bit sequences in such a way that "probable" (e.g. frequently encountered) data will produce shorter output than "improbable" data [2].

In Lossy compression technique, many sophisticated standards have been intensively developed such as JPEG and JPEG 2000 for still image and H.264 for multimedia communications and high-end video applications, respectively [5], [8]. Therefore the both algorithm and hardware implementation have attracted massive research effort for the evolution of lossy compression technique. Lossless compression can remove redundant information and the reconstructed procedure is as same as original information. The decoded information is exactly identical to original information [9].

FELICS algorithm can provide more efficient coding principle without data dependency, and maintain competitive coding efficiency [6]. Two main techniques, including simplified adjusted binary code and Golomb–Rice code with storage-less k parameter selection, are incorporated. The proposed color difference preprocessing (CDP) can efficiently improve the coding efficiency with simple arithmetic operation [4].

The rest of this paper is organized as follows. In Section II, the Description of the Methods is introduced. Section III presents Detailed Description of VLSI-oriented FELICS algorithm and the proposed hardware architecture of VLSI-oriented FELICS algorithm. Experiment results and discussions are described in Section IV. Finally, the conclusions and further enhanced are given in Section V.

II. DESCRIPTION OF THE METHODS

The intensity distribution model is exploited to predict the correlation between current pixel and reference pixels. In this model, the intensity that occurs between L and H is with almost uniform distribution and regarded as in range.

A. Adjusted Binary Code

The adjusted binary code takes the sample of P-L to be encoded, and range indicates that the number of possible samples should be encoded for a given delta. The upper bound and lower bound denote the maximum and minimum number of bit to represent the codeword for each sample, respectively [10]. Particularly, the lower bound is identical to upper bound, while the range is exactly equal to the power of two. The threshold and shift number are utilized to determine which sample should be encoded with upper bound bit or lower bound bit. If delta = 4, the range is equal to (0, 4). The
required number of bit is 2 for lower bound and 3 for upper bound. With the intensity distribution in range, 2 bits are
allocated for the middle section, including sample of \((1, 2, 3)\), and 3 bits for side section, including sample of \((0, 4)\).

To describe the coding flow of adjusted binary code, the coding parameters should be first declared as follows:
\[
\begin{align*}
\text{delta} &= H - L \\
\text{range} &= \text{delta} + 1 \\
\text{upper\_bound} &= \lceil \log_2(\text{range}) \rceil \\
\text{lower\_bound} &= \lceil \log_2(\text{range}) \rceil \\
\text{threshold} &= 2 \times \text{upper\_bound} - \text{range}
\end{align*}
\]

### TABLE I

<table>
<thead>
<tr>
<th>Sample of P-L</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
</tr>
</thead>
<tbody>
<tr>
<td>Codeword</td>
<td>111</td>
<td>00</td>
<td>01</td>
<td>10</td>
<td>110</td>
</tr>
</tbody>
</table>

**B. Coding Flow**

First two pixels at first row are directly packed into bit stream without any encoding procedure. Find the
corresponding two reference pixels N1 and N2.
Assign L = min(N1, N2),
\(H = \max(N1, N2)\).

**III. VLSI BASED MODIFIED FELICS ALGORITHM**

**A. Simplified Adjusted Binary Code**

To make a simplified adjusted binary code, a compact probability distribution model, SSGM, is adopted to reduce
the arithmetic operation in adjusted binary code [7]. With SSGM, the smaller residual less than threshold is allocated
with shorter codeword, and the longer codeword is assigned to the residual greater than or equal to threshold.

The parameter computation generates the coding parameters; the circular rotation shifts the sample less than
threshold to middle section and the others to both side sections. After circular rotation, the codeword generation adds
threshold to the sample, which is greater than or equal to threshold, in side section and encodes it with upper bound bit.
The lower bound bit is assigned to the other samples in middle section. As a result, the codeword length of each sample is
consistent with the probability distribution of in range. The processing speed could be seriously limited.

**B. VLSI Oriented Complex Coding Flow in Adjusted Binary Code**

The adjusted binary code is partitioned into three coding procedures:
- Parameter Computation
- Circular Rotation
- Codeword Generation

The parameter computation generates the coding parameters; the circular rotation shifts the sample less than
threshold to middle section and the others to both side sections. After circular rotation, the codeword generation adds
threshold to the sample, which is greater than or equal to threshold, in side section and encodes it with upper bound bit.

**IV. RESULTS AND DISCUSSION**

Fig. 1 represents as input color image. These input figure is the RGB based Color image. The size of the input image is
640*480. The input image is given for compression.

Fig. 2 represents as the color input image is converted to gray level image. The size of the gray level image is 640*480.
Fig. 3 represents as the gray image is converted to resize of the image. So the image size can be reduced. The size of the
resized image is 10*10. The resized image consists of 100 pixels (10x10).
binary code is the output of the intensity processing. A compact probability distribution model is adopted to reduce the arithmetic operation in adjusted binary code. The smaller residual less than threshold is allocated with shorter code word and the longer codeword is assigned to the residual greater than or equal to threshold.

Fig. 4 represents the Pixel value of the resized compressed image. So the image size can be converted in to pixel of the text value. The pixels values are taken and given as input to the prediction template. Each pixel value is shown in the figure.

Fig. 5 represents the output wave form for the simplified adjusted binary code. The input of the simplified adjusted binary code is the output of the intensity processing. A compact probability distribution model is adopted to reduce the arithmetic operation in adjusted binary code. The smaller residual less than threshold is allocated with shorter code word and the longer codeword is assigned to the residual greater than or equal to threshold.

Fig. 6 represents the output wave form for the Golomb Rice code and also Fig. 7 represents the final output for FELICS output wave. The input of the FELICS Output wave is the output of Bit stream generator. These input values are applied to the FELICS Output wave and its produced or we measured low power, small area and high speed. Code word and code length is taken from the FELICS output wave. Simplified Adjusted Binary Code reduces the total arithmetic operation from 10 to 4. So the processing speed is increased. The number of Data's in Cumulating table for variable k parameter
is 1024. Whereas the number of data's for fixed k is 256. Therefore the area is also reduced.

A. FELICS Timing Summary
Minimum period= 29.639ns
Maximum Frequency= 33.739MHz
Minimum input arrival time before clock= Nil
Maximum output required time after clock= 6.140ns
Maximum combinational path delay= Nil

B. Design Summary

Logic Utilization
Total Number Slice Registers= 83 out of 13,824
Number used as Flip Flops= 67
Number used as Latches= 16
Number of 4 input LUTs= 203 out of 13,824

Logic Distribution
Number used as logic= 203
Number of bonded IOBs= 16 out of 510
IOB Flip Flops= 13
Total equivalent gate count for design= 2,121
Additional JTAG gate count for IOBs= 816

V. CONCLUSION AND FUTURE ENHANCEMENT

The Simplified Adjusted Binary Code and Golumb Rice code is used to reduces the number of arithmetic operation and improves processing speed. Here the Simplified Adjusted Binary Code is used to reduce the total arithmetic operation from 10 to 4. So the processing speed is increased and the number of Data’s in cumulating table for variable parameter is 1024. Whereas the number of data’s for fixed k is 256. Therefore the area is also reduced. Two-level parallelism and Four-stage pipelining are adopted, to increase the throughput of the Engine.

This method can be further enhanced by multilevel parallelism.

ACKNOWLEDGMENT

This work was supported in part by Anna University recognized research center lab at Francis Xavier Engineering College, Tirunelveli, India. We extend our gratitude to Dr. R. Ravi for his support and guidance. Also, we would like to thank the anonymous reviewers for their valuable comments and suggestions.

REFERENCES


Muthukumaran.N was born in Kaniyakumari, Tamilnadu, India, in 1984. He received the B.E (ECE) from Anna University, Chennai, India, in 2007 and the M.E (Applied Electronics) from Anna University, Chennai, India, in 2010. Where he is currently working toward the Ph.D (Information and Communication Engineering) Degree, Anna University, Chennai, India. He is currently working as an Assistant Professor & Research center lab in Francis Xavier Engineering College, Tirunelveli. His major research interests are Image Processing/ Compression, Digital and Analog Very Large-Scale Integration circuit design. He conducted several projects in the area of Image processing, Image Compression, Very Large-Scale Integration circuit. Since 2008 he has published more than 9 journals in International and 26 National/International conferences papers.

Dr. R. Ravi is an Editor in International Journal of Security and its Applications (South Korea). He is presently working as a Professor and Head of the Department of CSE, Francis Xavier Engineering College, Tirunelveli. He completed his B.E in Computer Science and Engineering from Thiagarajar College of engineering, Madurai in 1994 and M.E in CSE from Jadavpur Government research University, Kolkatta. He has completed his Ph.D in Networks from Anna University Chennai. He has 18 years of experience. He is the first person in India from a private institution who was the judge (Chair person) for an International conference in IIT, Chennai. He published 20 International/National Journals, and 4 international Journals are under process. He actively participated in 15 international Conference, 80 National Conferences and bagged shields in many. He is also a full time recognized guide for various Universities. Currently he is guiding 9 research scholars. His areas of interest are Virtual Private networks, Image Processing.