Designing of Full Adder Using Low Power Techniques

Shashank Gautam

Abstract—This paper proposes techniques like MT CMOS, POWER GATING, DUAL STACK, GALEOR and LECTOR to reduce the leakage power. A Full Adder has been designed using these techniques and power dissipation is calculated and is compared with general CMOS logic of Full Adder. Simulation results show the validity of the proposed techniques is effective to save power dissipation and to increase the speed of operation of the circuits to a large extent.

Keywords—Low Power, MT CMOS, Galeor, Lector, Power Gating, Dual Stack, Full Adder.

I. INTRODUCTION

In the present era, there is a continuous development in the VLSI fabrication which has caused rapid decrease in the size and geometries of the transistors and an increase in the densities of the transistors. Due to this reason, the circuit consumes large amount of energy and many times it leads to silicon failure in the chips [1], [2].

High speed operation with low power dissipation is becoming a critical factor in the modern design of several electronic components. Different types of low power implementations are proposed in this paper. The main objective is to reduce the power losses through the methodology explained later.

II. MT CMOS

Multi-threshold CMOS (MTCMOS) is a variation of CMOS chip technology which has transistors with multiple threshold voltages (vth) in order to optimize delay or power [3]. The vth of a MOSFET is the gate voltage where an inversion layer forms at the interface between the insulating layer (oxide) and the substrate (body) of the transistor.

Low vth devices switch faster, and are therefore useful on critical delay paths to minimize clock period. A common implementation of MTCMOS for reducing power makes use of sleep transistors. Low vth devices are used in the logic where fast switching speed is important. High vth devices connecting the power rails and virtual power rails are turned on in active mode, off in sleep mode. High vth devices are used as sleep transistors to reduce static leakage power (Fig. 1).

III. POWER GATING

Power gating is a technique used in integrated circuit design to reduce power consumption, by shutting off the current to blocks of the circuit that are not in use. In addition to reducing stand-by or leakage power, power gating has the benefit of enabling Idq testing [4].

Power gating uses low-leakage PMOS transistors as header switches to shut off power supplies to parts of a design in standby or sleep mode. NMOS footer switches can also be used as sleep transistors. Inserting the sleep transistors splits the chip's power network into a permanent power network connected to the power supply and a virtual power network that drives the cells and can be turned off. (Fig. 2)

IV. DUAL STACK

In dual stack approach two PMOS in the pull down network and two NMOS in pull up network are applied in the CMOS logic circuit. The advantage is that NMOS degrades the high level logic. Sleep transistors are sized such that any sleep transistor between vdd and a pull up network takes the size of the largest transistor in the pull up network and any sleep transistor between ground and a pull down network takes the size of the largest transistor in the pull down network [5], [6].

In other words the transistors used for dual stacking have high threshold voltages than the transistors used in the pull up and pull down network. (Fig. 3)

V. GALEOR

In this technique two gated leakage transistors are inserted between pull-up and pull-down networks of CMOS circuit. Gated leakage NMOS transistor is placed between output and pull-up circuit and a gated leakage PMOS transistor is placed between output and pull-down circuitry. The gates of these additional transistors are controlled by the drain voltages. Gated Leakage transistors cause increase in resistance of the path from Vdd to ground since one of the leakage transistors is always near its cutoff region, hence decreasing leakage current [7], [8].

This technique can also be implemented in larger circuits like memory elements by placing gated leakage transistors at the output gates. Gated leakage transistors must have threshold voltage higher than the transistors used in pull up and pull down network. (Fig. 4)

VI. LECTOR

In lector technique two “leakage control transistors” (a p-type and an n-type) are introduced within the logic gate for which the gate one of the LCTs is always “near its cutoff voltage” for any input combination. This increases the resistance of terminal of each leakage control transistor (LCT) is controlled by the source of the other (Fig. 5). In this arrangement the path from Vdd to ground leads to significant decrease in leakage currents. [9] The gate-level net list of the given circuit is first converted into a static CMOS complex
gate implementation and then LCTs are introduced to obtain a leakage-controlled circuit.

Fig. 1 Full Adder Using MT-CMOS

Fig. 2 Full Adder Using Power Gating
Fig. 3 Full Adder Using Dual Stack Technique

Fig. 4 Full Adder Using Galeor Technique
The basic idea behind our approach for reduction of leakage power is the effective stacking of transistors in the path from supply voltage to ground [10], [11].

VII. SIMULATION RESULT

In this paper, several different designs are included for performance comparison analysis purpose. A new full adder implementation based on Multi Threshold CMOS, Power gating, Dual stack, Galeor and Lector techniques have been proposed in this paper, achieving high speed operation with percentage power reduction 51.16%, 43.77%, 24.53%, 59.19%, 59.19% respectively. (Table I)

The parameter of transistor width has been fixed for all simulations of the conventional design and the proposed one as well. In each of the cases under consideration, the proposed technique has shown improvement in terms of power consumption over conventional techniques.

Simulation results show the validity of the proposed techniques is effective to save power dissipation and to increase the speed of operation of the circuits to a large extent.

<table>
<thead>
<tr>
<th>S No.</th>
<th>Technique used</th>
<th>Power consumed</th>
<th>Percentage Reduction</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>CMOS Circuit</td>
<td>94.35 uW</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Dual Stack</td>
<td>71.20 uW</td>
<td>24.53%</td>
</tr>
<tr>
<td>3</td>
<td>Power Gating</td>
<td>53.05 uW</td>
<td>43.77%</td>
</tr>
<tr>
<td>4</td>
<td>MT-CMOS</td>
<td>46.08 uW</td>
<td>51.16%</td>
</tr>
<tr>
<td>5</td>
<td>Galeor</td>
<td>38.50 uW</td>
<td>59.19%</td>
</tr>
<tr>
<td>6</td>
<td>Lector</td>
<td>38.50 uW</td>
<td>59.19%</td>
</tr>
</tbody>
</table>

In this Paper analysis of Combinational Circuit (Full Adder) is performed using five different techniques. GALEOR and LECTOR techniques are found most efficient ones among various techniques used. For Full Adder percentage power reduction comes out to be 59.19% that is these two techniques have low power consumption than other techniques.

REFERENCES


Shashank Gautam received his Bachelor of Technology degree in Electronics and Communication Engineering from Uttar Pradesh Technical University, Lucknow, India in 2014. He is pursuing his Master of Technology degree in Electronics and Communication Engineering from Uttar Pradesh Technical University, Lucknow, India. He is a member of organizations like UACEE, IAENG and IACSTI etc.