Abstract—This paper sets out a behavioral macro-model of a Merged PiN and Schottky (MPS) diode based on silicon carbide (SiC). This model holds good for both static and dynamic electro-thermal simulations for industrial applications. Its parameters have been worked out from datasheets curves by drawing on the optimization method: Simulated Annealing (SA) for the SiC MPS diodes made available in the industry. The model also adopts the Analog Behavioral Model (ABM) of PSPICE in which it has been implemented. The thermal behavior of the devices was also taken into consideration by making use of Foster’s canonical network as figured out from electro-thermal measurement provided by the manufacturer of the device.

Keywords—SiC MPS Diode, electro-thermal, SPICE Model.

I. INTRODUCTION

The silicon carbide power devices are the most promising semiconductor devices for industrial power applications, for they are characterized by a high heat resistance, excellent thermal properties and effective performance at high switching frequencies and power levels. Nowadays, the MPS diodes are the most widely used, and provide a better adjustment between the forward voltage drops and reverse bias leakage current, following a voltage drop at the junction level [1], [2].

Nevertheless, until now no excellent model has been conjured up, which will be qualified to predict the characteristics of the semiconductor device in a relatively wide-ranging operating temperature. Moreover, the accurate forecasting of the device behavior is still necessarily entailed for a vigorous supply design and for predicting electromagnetic interferences (EMI). And while there are classical models of SPICE based on physics of semiconductor [3]-[6], and others provided by manufacturers, none of them, however, can produce precise characteristics of a temperature-dependent device.

II. BEHAVIORAL MACRO MODEL OF MPS DIODES IN SPICE

Although several macro-model of MPS diode power have been proposed in Spice [7]-[9], they are, however, rather complex in the extraction of their parameters, unlike the proposed model which is quite simple, flexible and very much practical for all types of semiconductor. This model is made up of two parts; one electrical consisting, in the static state, of forward voltage drop and reverse bias leakage current; and in the dynamic state, of the reverse bias charge; the other is thermal and takes the form of an RC Foster network [10], [11]. This model is represented in the Fig. 1.

A. The Electrical Part of the Model

1. The Forward Voltage Drop

On our part we propose a simpler way to modelize the characteristics of the diode’s forward voltage drop by using the ABM blocks of the SPICE; i.e. by having recourse to a voltage controlled voltage source (VCVS) controlled by the appropriate equation. In order to clearly distinguish between forward and reverse bias conditions, the forward voltage drop model includes a "reference diode" series with the VSCV E4 and in which the parameters N and Temp are set to specific values, “N = 0.5” and “Temp=27ºC” [12]-[14].

Fig. 1 The Subcircuit Diagram proposed model

The parameters of the diode change in the course of the time, while the parameters of the reference diode retain their default values unchanged. The forward voltage drop of the reference diode, shown in Fig. 2, has an approximately constant and low variation, depending on the current; whereas taking account of temperature is provided by the VCVS E4 in series with the reference diode.

The forward Voltage drop can be represented by the logarithmic component (2) plus the reference diode’s constant drop voltage component ID * RS (3) which is due to an Rs resistance that represents the sum of both the diffusion substrate resistance and contact resistance [15].

A. Lakrim, D. Tahri

A. L. and D. T. are with the Signals, Systems and Components Laboratory (SSCL), EMC and Power Electronic Systems, Team, Faculty of Science and Technology of Fez, Morocco BP.2202, Route Imouzzer; (e-mail: abderrazak.lakrim@usmba.ac.ma, idriss_tahri@yahoo.fr).
2. The Leakage Current in Reverse

It is well known that modeling the reverse bias leakage current and breakdown voltage has evoked much attention in power electronic literature such as in Mantooth for example [16] where five reverse bias effects were added to the saturation current of the diode in Saber platform; while Maxim [17] proposed in turn a model based on the physics of semiconductor, with SPICE ABM blocks, including the reverse bias leakage current and avalanche effects.

The effects of leakage current and breakdown voltage may be either significant or otherwise in accordance with the voltage and power levels of the converter. In cases when one of these characteristics is insignificant, the model can be further simplified (by reducing complexity and the time of simulation).

However, if the leakage current vastly contributes to dissipation then it can be modeled by G2 which is an ABM source current controlled by an equation determined on the basis of the manufacturer’s data. The control equation of the G2 is:

\[
I_R = (Eq1) \times \left( \frac{V(A)}{Eq2} \right)
\]

\(Eq1 = I_{R10} + I_{R11} \times V(T) + I_{R12} \times V(T)^2\)  \(Eq2 = I_{R20} + I_{R21} \times V(T) + I_{R22} \times V(T)^2\)  \(Eq3 = I_{R30} + I_{R31} \times V(T) + I_{R32} \times V(T)^2\)  

The above IR10, IR11, IR12, IR20, IR21, F22, IR30, IR31, and IR32 are the coefficients of the interpolation polynomial of the curve (reverse bias leakage current as a function of temperature) given by the manufacturer.

3. The Reverse Bias

The reverse recovery phenomenon takes place when a negative voltage is applied to the terminals of a conductive diode, yielding up the curves shown in Fig. 3. The curve of the current is split into three phases [18]:

\[
\text{Phase 0: ends when the diode begins to turn off.}
\]

\[
\text{Phase 1: is the charge storing stage during which excessive charges in the P region evacuated out. The charge control equation for minority carriers in the turn-off process is written as follows:}
\]

\[
\frac{dQ(t)}{dt} + \frac{Q(t)}{\tau_F} = i_n(t) = -i(t)
\]

If we consider the current through the depletion capacity as well, (5) can be rewritten as follows:

\[
\frac{dQ(t)}{dt} + \frac{Q(t)}{\tau_F} + C_m \frac{dv(t)}{dt} = -i(t)
\]

\[
\text{Phase 2: During this phase, the control and variation of the charge are non-linear (see Fig. 3), and in this case, the latter is described by (7) [17].}
\]

\[
\left[ Q(t) = \left| i(t) \right| \tau_R \right]
\]
of C3 charges through the R2 resistor. Once V (E3) reaches its maximum value, the capacitor C2 obtains the same potential across its terminals; then the I(V1) current vanishes, cancels G1 input and sets its output current to 0 value, so that the output voltages of E2 and E3 sources automatically reaches zero (Fig. 1).

\[ V = V(70) \times \left( QR10 + QR11 \times V(70) + QR12 \times V(70)^2 \right) \]  \hspace{1cm} (8)

QR10, QR11, and QR12 are the coefficients of the interpolation polynomial of the curve (variation of the C capacitor as a function of Vrev reverse voltage) given by the manufacturer.

\[ Z_{th} = 0.7 \times Z_{thmax} \]  \hspace{1cm} (10)

\[ R_s = R_i \times 0.5^n \]  \hspace{1cm} (11)

\[ \tau = \frac{1}{n} \times 0.1^{+\frac{n}{n}} \]  \hspace{1cm} (12)

We use the Simulated Annealing (SA) [24], technique to browse randomly (starting from an initialization) the pair values Zth and \( \tau \). Then, we compare the error of the current iteration with the best error formerly found. The latter is calculated by the least squares (LS) method for each time step (i) (13).

\[ \text{Erreur} = \sum_{i} \left( \frac{R_s(i) - R_s(i)_{\text{best}}}{R_s(i)_{\text{best}}} \right)^2 \]  \hspace{1cm} (13)

We first determine ZThmax maximum value (in permanent state), and then the approximate values of the first pole R and \( C \) respectively defined by ZTh and its corresponding \( \tau \) (x-axis) (10). The remained values of \( R \) and \( C \) are respectively determined according to (11) and (12).

To assess the accuracy of the proposed model described in II, we performed simulations of some SiC MPS Diodes models (CSD04060E [19], CSD04060 [25], CSD10030 [26], SPD01S60 [27], SPD10S30 [28]), by using Orcad 16.6 Spice simulator. The values of model parameters obtained for all the tested devices are summarized in the below table as follows:

| TABLE I RESULTS |
|-----------------|------------------|------------------|------------------|
|                  | TR1              | TR2              | TR3              |
|                  | 2.432e-01        | 5.654e-01        | 5.838e-01        |
|                  | 3.459e-02        | 1.450e-01        | 0.095-01         |
|                  | 0.095-01         | 8.042e-01        | 8.042e-01        |
|                  | 5.662e-01        | 3.794e-06        | 3.956e-06        |
|                  | 6.596e-07        | 1.381e-04        | 1.141e-04        |
|                  | 2.885e-01        | 9.322e-02        | 9.363e-01        |
|                  | 1.001e-01        | 1.381e-03        | 4.597e-02        |
|                  | 1.001e-01        | 1.381e-03        | 4.597e-02        |
|                  | 6.884e-01        | 3.301e-01        | 1.671e-01        |
|                  | 1.824e-04        | 1.223e-04        | 1.824e-04        |
|                  | 1.824e-04        | 1.223e-04        | 1.824e-04        |

The external environment is presented by a voltage source whose value is the ambient temperature (Fig. 1). This model is valid for the 2nd and 3rd generation SiC MPS diodes.

The simulation results showed excellent correspondence to the measured curves provided by the manufacturer’s datasheets for all voltages and currents in both forward and reverse bias, and in a wide range of operating temperature. An example of the obtained results for the simulations of CSD04060 diode in forward and reverse bias is shown respectively in Figs. 4 and 5, and all the curves of these figures correspond to the 25°C, 75°C, 125°C and 150°C temperature values. The thermal impedance curve is shown in Fig. 6 and the reverse recovery charge in Fig. 7. All these curves are presented with error bars of 5%.
The SiC MPS diode’s (CSD04060) simulation of the dynamic behavior shown in Figs. 8 and 9 shows that the elimination of the stored charge starts when the voltage becomes negative. However, the final verification of the dynamic model has yet to be carried out in a cell of a switching power converter.
The proposed SiC MPS diodes behavioral electro-thermal model demonstrates excellent correspondence between the simulated forward and reverse bias and the curves provided by the devices’ manufacturers. The estimation process of parameters which is based on two methods (i.e. weighted least square (WLS) and simulated annealing (SA)) has yielded satisfactory results. The basic advantage of the proposed model lies in its inmanent simplicity and flexibility as to be implemented in modern simulators, adopting Spice programming (such as Berkeley SPICE, PSPICE).

REFERENCES
[18] C3D04060E –Silicon Carbide Schottky Diode, Datasheet, Rev. B.
[26] CSD10030 –Silicon Carbide Schottky Diode, Datasheet, Rev. B.
[27] SDP04S60 –Silicon Carbide Schottky Diode, Datasheet, Rev. 2.5, Infineon.