Hysteresis Modulation Based Sliding Mode Control for Positive Output Elementary Super Lift Luo Converter

K. Ramash Kumar, S. Jeevananthan

Abstract—The Object of this paper is to design and analyze a Hysteresis modulation based sliding mode control (HMSMC) for positive output elementary super lift Luo converter (POESLLC), which is the start-of-the-art DC-DC converter. The positive output elementary super lift Luo converter performs the voltage conversion from positive source voltage to positive load voltage. This paper proposes a HMSMC capable of providing the good steady state and dynamic performance compared to conventional controllers. Dynamic equations describing the positive output elementary super lift Luo converter are derived by using state space average method. The simulation model of the positive output elementary super lift Luo converter with its control circuit is implemented in Matlab/Simulink. The HMSMC for positive output elementary super lift Luo converter is tested for line changes, load changes and also for components variations.

Keywords—DC-DC converter, Positive output elementary super lift Luo converter (POESLLC), Hysteresis modulation based sliding mode control (HMSMC).

I. INTRODUCTION

DC-DC conversion technology has been developing very rapidly, and DC-DC converters have been widely used in industrial applications such as dc motor drives, computer systems and communication equipments. The positive output elementary super lift Luo converter is a new series of DC-DC converters possessing high-voltage transfer gain, high power density; high efficiency, reduced ripple voltage and current [1]. These converters are widely used in computer peripheral equipment, industrial applications and switch mode power supply, especially for high voltage-voltage projects [1]-[2]. Control for them needs to be studied for the future application of these good topologies.

The super-lift technique considerably increases the voltage transfer stage-by-stage gain in geometric progression [3]-[4]. However, their circuits are complex. An approach, positive output elementary super lift Luo converters, that implements the output voltage increasing in geometric progression with a simple structured have been introduced. These converters also effectively enhance the voltage transfer gain in power-law terms [1].

Due to the time variations and switching nature of the power converters, their dynamic behavior becomes highly non-linear. The design of high performance control for them is a challenge for both the control-engineering engineers and power electronics engineers. In general, a good control for DC-DC converters always ensures stability in arbitrary operating condition. Moreover, good response in terms of rejection of load variations, input voltage variations and even parameter uncertainties is also required for a typical control scheme. The steady state and dynamic characteristics of these converters have been well discussed in the literature [5]. With different state-space averaging techniques, a small-signal state-space equation of the converter system could be derived.

The classical linear control methods have been applied on DC-DC converters with these equations. The variable structure control which is also as sliding mode control (SMC) is habitually appropriate to DC-DC converters with any level of complexity. The sliding mode control technique offers several advantages compared to traditional control methods: stability, even for large line and load variations, robustness, good dynamic response and simple implementation. Various studies in the application of SMC for DC-DC converters have been reported in the past several decades [6]-[7]. Different sliding surfaces are proposed in those papers. Many literatures have report the general design issues of sliding mode controller in dc-dc converters like buck, cuk, and buck-boost converters [8]. Intensive research in the area of DC-DC converter has resulted in novel circuit topologies [9]. These converters in general have complex non-linear models with parameter variation. The averaging approach has been one of the most widely adopted modeling strategies for switching converters that yields a simple model [10].

In this paper, state-space model for positive output elementary super lift Luo converter (POESLLC) are derived at first. A Hysteresis modulation based sliding mode controller (HMSMC) with zero steady state error and fast response is brought forward. The steady state and dynamic performance of Hysteresis modulation based sliding mode control (HMSMC) for positive output elementary super lift Luo converter is studied in Matlab/Simulink. The HMSMC are used to operate the positive output elementary super lift Luo converter at variable frequency gives the good steady state and dynamic performances compared to conventional controllers. Details on operation, analysis, control strategy and simulation results for positive output elementary super lift Luo converter (POESLLC) are presented in the subsequent sections.
II. CONVERTER OPERATION AND SMC

For the purpose of optimizing positive output elementary super lift Luo converter dynamics, while ensuring correct operation in any working condition, a sliding mode controller is a more feasible approach.

Sliding mode control has been presented as a good alternative to the control of switching power converters [6]–[8], [11]-[12]. The main advantage over the classical control schemes is its insusceptibility to plant/system parameter variations that leads to invariant dynamics and steady-state response in the ideal case.

A. Circuit Description and Operation

The positive output elementary super lift Luo converter is shown in Fig. 1. It includes dc supply voltage \( V_{in} \), capacitors \( C_1 \) and \( C_2 \), inductor \( L_1 \), power switch (n-channel) \( S \), freewheeling diodes \( D_1 \) and \( D_2 \) and load resistance \( R \).

The principle of the sliding mode controller is to make the capacitor voltages \( V_{C1} \) and \( V_{C2} \) follow as faithfully as possible capacitor voltage references.

In the description of the converter operation, it is assumed that all the components are ideal and also the positive output elementary super lift Luo converter operates in a continuous conduction mode. Fig. 2 and Fig. 3 shows the modes of operation of the converter [1].

In Fig. 2 when the switch \( S \) is closed, voltage across capacitor \( C_1 \) is charged to \( V_{in} \). The current \( i_{L1} \) flowing through inductor \( L_1 \) increases with voltage \( V_{in} \).

In Fig. 3 when the switch \( S \) is closed, decreases with voltage (\( V_o - 2 \ V_{in} \)). Therefore, the ripple of the inductor current \( i_{L1} \) is

\[
\Delta i_{L1} = \frac{V_{in}}{L_1} dT = \frac{V_o - 2V_{in}}{L_1} dT
\]

\[
V_o = \frac{2-d}{1-d} V_{in} \quad (2)
\]

The voltage transfer gain is

\[
G = \frac{V_o}{V_{in}} = \frac{2-d}{1-d} \quad (3)
\]

Fig. 1. The positive output elementary super lift Luo converter.

Fig. 2. Mode 1 operation.

In Fig. 3 when the switch \( S \) is closed, decreases with voltage (\( V_o - 2 \ V_{in} \)). Therefore, the ripple of the inductor current \( i_{L1} \) is

\[
\xi = \frac{\Delta i_{L1}}{i_{L1}} = \frac{d(2-d)TV_{in}}{2L_1I_{in}} = \frac{d(1-d)^2 R}{2(2-d) fL_1} \quad (5)
\]

The ripple voltage of output voltage \( V_o \) is

\[
\Delta V_o = \frac{\Delta O}{C_2} = \frac{I_o (1-d) T}{C_2} = \frac{(1-d) V_o}{fC_2 R} \quad (6)
\]

Therefore, the variation ratio of output voltage \( V_o \) is

\[
\xi = \frac{\Delta V_o}{V_o} = \frac{(1-d)}{2R fC_2} \quad (7)
\]

The state-space modeling of the equivalent circuit of (POESLLC) with state variables \( i_{L1} \), \( V_{C1} \) and \( V_{C2} \) is given by [10].
\[
\begin{align*}
\frac{dL_{i1}}{dt} & = \frac{1}{R_{L}} - \frac{1}{L_{i}} - \frac{1}{L_{i1}} \\
\frac{dV_{C1}}{dt} & = \frac{1}{C_{1}} \left( V_{C1} - \frac{V_{C1} + V_{C2}}{C_{1} + C_{2}} \right) - \frac{1}{RC_{1}} \\
\frac{dV_{C2}}{dt} & = \frac{1}{C_{2}} \left( V_{C2} - \frac{V_{C1} + V_{C2}}{C_{1} + C_{2}} \right) - \frac{1}{RC_{2}} \\
\end{align*}
\]

where \( R_{L} \) is the internal resistance source which is not shown in the circuit but it is very small value. \( \gamma \) is the status of the switches, \( u \) and \( o \) are the vectors of the state variables (\( i_{L1}, V_{C1}, V_{C2} \)) and their derivatives respectively,

\[
\gamma = \begin{cases} 
1 & \rightarrow S \rightarrow ON \\
0 & \rightarrow S \rightarrow OFF. 
\end{cases}
\]

B. Sliding Mode Controller

When good transient response of the output voltage is needed, a sliding surface equation in the state space, expressed by a linear combination of state-variable errors \( \epsilon \) (defined by difference to the references variables), can be given by [11]-[12]:

\[
S = (i_{L1}, V_{C1}, V_{C2}) = K_{1} \epsilon_{1} + K_{2} \epsilon_{2} + K_{3} \epsilon_{3}
\]

(10)

Where coefficients \( K_{1}, K_{2} \) and \( K_{3} \) are proper gains, \( \epsilon_{i} \) is the feedback current error, \( \epsilon_{2} \) is the feedback voltage error and \( \epsilon_{3} \) is the feedback voltage error, or

\[
\begin{align*}
\epsilon_{1} & = i_{L1} - i_{L1ref} \\
\epsilon_{2} & = V_{C1} - V_{C1ref} \\
\epsilon_{3} & = V_{C2} - V_{C2ref}
\end{align*}
\]

By substituting (11) in (10), one obtains

\[
S = (i_{L1}, V_{C1}, V_{C2}) = K_{1}(i_{L1} - i_{L1ref}) + K_{2}(V_{C1} - V_{C1ref}) + K_{3}(V_{C2} - V_{C2ref})
\]

(12)

The signal \( S = (i_{L1}, V_{C1}, V_{C2}) \) obtained by the simulation implementation of (10) and applied to a simple circuit (hysteresis comparator), can generate the pulses to supply the power semiconductor drives. The corresponding control scheme is shown in Fig. 4. Status of the switch \( \gamma \) is controlled by hysteresis block \( H \), which maintains the variables \( S = (i_{L1}, V_{C1}, V_{C2}) \) near zero.

III. DESIGN METHODOLOGY

In the design of the converter, the following are assumed:

• ideal power switches.
• power supply free of dc ripple.
• converter operating at high-switching frequency.

A. Selection of Control Parameters

Once the positive output elementary super lift Luo converter parameters are selected, inductance \( L_{i} \) and are designed from specified input and output current ripples, capacitors \( C_{1} \) and \( C_{2} \) are designed so as to limit the output voltage ripple in the case of fast and large load variations, and maximum switching frequency is selected from the proposed converter ratings and switch type. The system behavior is completely determined by coefficients \( K_{1}, K_{2}, \) and \( K_{3} \) which must be selected so as to satisfy existence and ensure stability and fast response, even for large supply and load variations.

According to the variable structure system theory, the converter equations must be written in the following form [11]-[12]:

\[
x = Ax + By + D
\]

(13)

Where \( x \) represents the vector of state-variables errors, given by

\[
x = \nu - V^{*}
\]

(14)

Where \( V^{*} = [i_{L1ref}, V_{C1ref}, V_{C2ref}]^{T} \) is the vector of references.

By substituting (14) in (8), one obtains

\[
D = AV^{*} + C
\]

(15)
Where \( S(x) = K_1 x_1 + K_2 x_2 + K_3 x_3 = K^T x \) (17)

The existence condition of the sliding mode requires that all state trajectories near the surface be directed toward the sliding plane. The controller can enforce the system state to remain near the sliding plane by proper operation of the converter switch.

To make the system state move toward the switching surface, it is necessary and sufficient that \( S(x) \) be expressed in the form

\[
S(x) > 0, \text{ if } S(x) > 0 \\
S(x) < 0, \text{ if } S(x) < 0
\]

(18)

The existence condition (18) can be expressed in the form

\[
\dot{S}(x) = K^T A x + K^T D < 0, S(x) > 0 \quad (20)
\]

\[
S(x) = K^T A x + K^T B + K^T D > 0, S(x) < 0. \quad (21)
\]

From a simulation point of view, assuming that error variables \( x \) are suitably smaller than references \( \dot{V} \), (20) and (21) can be rewritten in the form

\[
K^T D < 0, S(x) > 0 \quad (22)
\]

\[
K^T B + K^T D > 0, S(x) < 0. \quad (23)
\]

By substituting matrices B and D in (22) and (23), one obtains

\[
\begin{align*}
D &= \begin{bmatrix}
\frac{1}{R_m L_1} & \frac{1}{L_1} & \frac{1}{L_1} \\
\frac{1}{C_1} & 0 & 0 \\
\frac{1}{C_2} & 0 & -\frac{1}{RC_2}
\end{bmatrix}
\end{align*}
\]

(16a)

\[
\begin{align*}
\dot{i}_{L1ref} &= V_{C1ref} - V_{in} \\
V_{C1ref} &= \frac{1}{C_1} \\
V_{C2ref} &= \frac{1}{C_2} - \frac{1}{RC_2}
\end{align*}
\]

(16b)

The existence condition is satisfied if the inequalities (24) and (25) are true.

Finally, it is necessary to guarantee that the designed sliding plane is reached for all initial states. If the sliding mode exists, in the system defined by (13), it is a sufficient conditions that coefficients \( K_1, K_2, K_3 \) be nonnegative.

**B. Switching Frequency**

In the ideal sliding mode at infinite switching frequency, state trajectories are directed toward the sliding surface and move exactly along it. A practical system cannot switch at infinite frequency. Therefore, a typical control circuit features a practical relay, as indicated in Fig. 5.

A practical relay always exhibits hysteresis modeled by

\[
\gamma(s) = \begin{cases} 
0, & \text{when } \dot{S} > +\delta \text{ or } S < \delta \\
1, & \text{when } \dot{S} < -\delta \text{ or } S > \delta 
\end{cases}
\]

(26)

Where \( \delta \) is an arbitrarily small positive quantity and \( 2\delta \) is the amount of hysteresis in \( S(x) \). The hysteresis characteristic makes it impossible to switch the control on the surface \( S(x) = 0 \). As a consequence, switching occurs on the lines \( S = \pm \delta \), with a frequency depending on the slopes \( \dot{i}_{L1} \). This hysteresis causes phase plane trajectory oscillations of width \( 2\delta \), around the surface \( S(x) = 0 \) as shown in Fig. 6.
Note that Fig. 6 simply confirms that in $\Delta t_1$, the function $S(x)$ must increase from $-\delta$ to $\delta$ ($S > 0$), while in $\Delta t_2$, it must decrease from $+\delta$ to $\delta$ ($S < 0$). The switching frequency equation is obtained from Fig. 6 by considering that the state trajectory is invariant, near to the sliding surface $S(x) = 0$ and is given by

$$f_s = \frac{1}{\Delta t_1 + \Delta t_2}$$  \hspace{1cm} (26)

Where, $\Delta t_1$ is conduction time of the switch $S$ and $\Delta t_2$ is the off time of the switch $S$. The conduction time $\Delta t_1$ is derived from (25) and it is given by

$$\Delta t_1 = \frac{K_1}{R_{in} L_1} \left[ i_{L1\text{ref}} + R_{in} V_{in} \right] - \frac{K_2}{C_{in} R_{in}} \left[ V_{C1\text{ref}} - V_{in} \right] - \frac{K_2 V_{C2\text{ref}}}{R C_2}$$

The off time $\Delta t_2$ is derived from (24), and it is given by

$$\Delta t_2 = \frac{-2\delta}{\frac{K_1}{R_{in} L_1} \left[ i_{L1\text{ref}} - R_{in} V_{C1\text{ref}} - R_{in} V_{C2\text{ref}} + V_{in} \right] + \frac{K_2}{C_{in} R_{in}} \left[ V_{C1\text{ref}} - V_{C2\text{ref}} \right]}$$  \hspace{1cm} (27)

The maximum value of switching frequency is obtained substituting (27) and (28) in (26) with the assumption that $\delta = 0$ and $1/R = 0$ and the output voltage reference is crossing its maximum value ($V_{C2\text{ref}(\text{max})}$). The maximum switching frequency is obtained as

$$f_{s(\text{max})} = \frac{K V_{in}}{2\delta L_1} \left( 1 - \frac{V_{in}}{V_{C1\text{ref}(\text{max})} + V_{C2\text{ref}(\text{max})}} \right)$$  \hspace{1cm} (29)

C. Duty Cycle

The duty cycle $d(t)$ is defined by the ratio between the conduction time of the switch $S$ and the switch period time, as represented by

$$d(t) = \frac{\Delta t_1}{\Delta t_1 + \Delta t_2}$$  \hspace{1cm} (30)

Considering the SMC, an instantaneous control, the ratio between the output and the input voltages must satisfy the fundamental relation at any working condition.

$$\frac{V_o}{V_{in}} = 1 - d(t)$$  \hspace{1cm} (31)

D. Inductor Current

The high-frequency or maximum inductor current ripple is obtained from Fig. 2 and given by

$$\Delta i_{L1} = \frac{V_o - 2V_{in}}{L_1}$$  \hspace{1cm} (32)

E. Voltage Capacitor $V_{C2}$

The controller operates over the switch to make the voltage $V_{C2}$ follow a low-frequency reference. Over $V_{C2}(t)$, a high-frequency ripple (switching) is imposed, which is given by

$$\Delta V_{C2}(t) = \frac{V_{C2}(t)}{RC_2}$$  \hspace{1cm} (33)

The main purpose of this section is to use the previously deduced equations to calculate the POESLLC components value, controller parameters and simulation studies. The validation of the system performance is done for three regions viz. line variation, load variation and also components variations. Simulations have been performed on the positive output elementary super lift Luo converter circuit with parameters listed in Table I.

A. Calculation of $V_{C2}$

From (31) and a simulation point of view, the output voltage is chosen to produce a variation of the duty cycle close to 0.5. The adopted value of the output voltage is 36 V which is in Table I, and a variation of the duty cycle between $d_{\text{min}} = 0.3$ and $d_{\text{max}} = 0.56$ is expected. Finally $V_{C2\text{max}} = 36.5$V.

B. Determination of Ratio $K_1 / L_1$

Substituting $V_{s(\text{ref})} = V_{C1\text{ref}(\text{max})}$ and $\delta = 0.3$ in (29) one obtains

$$K_1 / L_1 = 6666.67.$$  \hspace{1cm} (34)

C. Determination of Ratio $K_2 / C_1$ and $K_3 / C_2$

From (24) and (25) and taking $i_{L1\text{ref}} = i_{L1(\text{max})} = 2.353$ A, one obtains $1208 < K_2 / C_1 < 248433$ and $1208 < K_3 / C_2 < 248433$.

There are some degrees of freedom in choosing the ratio $K_2 / C_1$ and $K_1 / C_2$. In this controller, the ratio $K_2 / C_1$ and $K_3 / C_2$ is a tuning parameter. It is recommendable to choose the ratio $K_2 / C_1$ and $K_3 / C_2$ to agree with required levels of stability and response speed. The ratio $K_2 / C_1$ and $K_3 / C_2$ is chosen by iterative procedure (i.e the ratio is modified until the transient response is satisfactory), and it is verified by simulation. The final adopted value is, $K_2 / C_1$ and $K_3 / C_2$=7248.

D. Calculation of $L_1$

The maximum inductor current ripple is chosen to be equal to 15% maximum inductor current, and $L_1 = 100$ uH which is obtained from (30).

E. Calculation of $C_1$ and $C_2$

International Scholarly and Scientific Research & Innovation 3(4) 2009 899

ISNI:0000000091950263
The maximum capacitor ripple voltage $\Delta V_{C1\text{max}}$ and $\Delta V_{C2\text{max}}$ is chosen to be equal to 0.5 % maximum capacitors voltage, and $C_1 = C_2 = 30 \mu F$ which is obtained from (33).

F. Values of the coefficients $K_1$, $K_2$ and $K_3$

Having decided on the values of the ratio $K_i/L_i$ and inductor, the value of $K_i$ is unswervingly obtained $(K_i = 0.667)$. Similarly the $K_3 = K_1 = 0.217$ is computed using the ratio $K_2 / C_1$ and $K_3 / C_2$ and the $C_1, C_2$.

| TABLE I |
| Parameters of Positive Output Super Lift Luo Converter |
| Parameters name | Symbol | Value |
| Input Voltage | $V_{in}$ | 12V |
| Output Voltage | $V_o$ | 36V |
| Inductor | $L_1$ | 100µH |
| Capacitors | $C_1, C_2$ | 30 µF |
| Nominal switching frequency | $f_s$ | 100kHz |
| Load resistance | $R$ | 50Ω |
| Output power | $P_o$ | 25.92W |
| Input power | $P_{in}$ | 28.236W |
| Input current | $I_{in}$ | 2.353 A |
| Efficiency | $\eta$ | 91.79% |

The steady state and dynamic performance of HMSMC for the positive output elementary super lift Luo converter is evaluated in Matlab/Simulink. The Matlab/Simulink simulation model is depicted in Fig. 7. The signal $S (i_{L1}, V_{C1}, V_{C2})$, obtained by the simulation model, which guided by (12) and applied to the hysteresis modulator to generate the gating of switch. Status of the switch, $\gamma$ is controlled by hysteresis block $H$, and thus maintains the variable error of $i_{L1}$ and $V_{C1}, V_{C2}$ near zero. The system response is determined by the circuit parameters and coefficients $K_1, K_2$ and $K_3$. With a proper selection of these coefficients in any operating condition, high control robustness, stability, and fast response can be achieved.

In Fig. 8 shows the variation of average output voltage of SMC with positive output elementary super lift Luo converter for the input step change (12 V to 15 V). It can be found that converter output voltage has a maximum overshoot of 4.9 V and 0.01 s settling time with designed SMC. In Fig. 9 shows the output voltage variation for another input step change (12 V to 9 V). It can be seen that converter output voltage has a maximum overshoot of 4.7 V and 0.01 s settling time.

Fig. 10 shows the variation of output voltage with the step change in load from 50 Ω to 60 Ω. It could be seen that there is a small overshoot of 1 volt and steady state is reached with a very less time 0.016 s. In Fig. 11 shows the another variation of output voltage with step change in load from 50 Ω to 40 Ω. It could be seen that there is a small overshoot of 1 volt and steady state is reached with a very small time 0.016 s.
Fig. 12 shows the instantaneous output voltage and current of the inductor current in the steady state. It is evident from the figure that the output voltage ripple is very small about 0.2V and the peak to peak inductor current is 0.72A while the switching frequency is 100 kHz.

An interesting result has been illustrated in Fig. 13, which shows response for the variation in capacitor values 30 µF to 100 µF. The HMSMC is very successful in suppressing effect of capacitance variation effect that a minute output ripple voltage. The capacitor change has no severe effect on the value of inductor current. In Fig. 14 shows the output voltage for inductor variation from 100 µH to 500 µH and the change has no severe effect on the converter behavior due to the efficient HMSMC.

Fig. 12. Output voltage and inductor current in a steady state condition.

Fig. 13. Output voltage when capacitors variation from 30 µF to 100 µF.

Fig. 14. Output voltage when inductor varies from 100µH to 500µH.

An interesting result has been illustrated in Fig. 13, which shows response for the variation in capacitor values 30 µF to 100 µF. The HMSMC is very successful in suppressing effect of capacitance variation effect that a minute output ripple voltage. The capacitor change has no severe effect on the value of inductor current. In Fig. 14 shows the output voltage for inductor variation from 100 µH to 500 µH and the change has no severe effect on the converter behavior due to the efficient HMSMC.

Fig. 15. Average input current.
Table I.

which is closer to the calculated theoretical value listed in
output power values are 28.236W and 25.92W respectively,
Using simulation analysis computes that the input and
is 0.72A which is closer to theoretical value in Table I.
average input current is 2.307A and average output current
respectively. It is showed that the average input current is 2.307A and average output current is 0.72A which is closer to theoretical value in Table I. Using simulation analysis computes that the input and output power values are 28.236W and 25.92W respectively, which is closer to the calculated theoretical value listed in Table I.

V. CONCLUSIONS

The positive output elementary super lift Luo converter (POESLL) performs the voltage conversion from positive source voltage to positive load voltage. Due to the time variations and switching nature of the power converters, their dynamic behavior becomes highly non-linear. This paper has successfully demonstrated the design, analysis, and suitability of Hysteresis modulation based sliding mode controlled positive output elementary super lift Luo converter. The simulation based performance analysis of a Hysteresis modulation based sliding mode controlled positive output elementary super lift Luo converter circuit has been presented along with its state space averaged model. The Hysteresis modulation based SMC scheme has proved to be robust and its triumph has been validated with load and line regulations and also with circuit components variations. The positive output elementary super lift Luo converter with HMSMC thus claims its use in applications such as computer peripheral equipment, switch mode power supply and industrial applications, especially for high voltage projects etc.

REFERENCES


K. Ramash Kumar was born in Cuddalore, India on October 12, 1979. He received the B.E degree in Electrical and Electronics Engineering from Anna University Tamil Nadu, Coimbatore, India, in 2002, and the M.E. degree from Pondicherry Engineering College, Pondicherry, India, in 2005. Currently, he is pursuing Ph.D in the field of power electronics at the school of Electrical Engineering Dept, J.N.T.U., Hyderabad, India. His field of interest includes sliding mode control design for power converters, electrical machines, resonant converters, modeling of power electronics converter, active power filters, high power factor converters, multilevel converters, and inverters.

Dr.S.Jeevananthan was born in Nagercoil, India on May 25, 1977. He received the B.E. degree in Electrical and Electronics Engineering from MEPCO SCHLENK Engineering College, Sivakasi, India, in 1998, and the M.E. degree from PSG College of Technology, Coimbatore, India, in 2000. He completed his Ph.D degree from Pondicherry University in 2007. Since 2001, he has been with the Department of Electrical and Electronics Engineering, Pondicherry Engineering College, Pondicherry, India, where he is an Assistant professor.
He has made a significant contribution to the PWM theory through his publications and has developed close ties with the international research community in the area. He has authored more than 50 papers published in international and national conference proceedings and professional journals. Dr.S.Jeevananthan regularly reviews papers for all major IEEE TRANSACTIONS in his area and AMSE periodicals (France). He is an active member of the professional societies, IE (India), MISTE., SEMCE., and SSI.