Switching Behaviors of HfO$_2$/NiSi$_x$ Based RRAM

Z. X. Chen, Z. Fang, X. P. Wang, G. -Q. Lo, D. -L. Kwong, and Y. H. Wu

**Abstract**—This paper presents a study of Ni-silicides as the bottom electrode of HfO$_2$-based RRAM. Various silicidation conditions were used to obtain different Ni concentrations within the Ni-silicide bottom electrode, namely Ni$_2$Si, NiSi, and NiSi$_2$. A 10nm HfO$_2$ switching material and 50nm TiN top electrode was then deposited and etched into 500nm by 500nm square RRAM cells. Cell performance of the Ni$_2$Si and NiSi cells were good, while the NiSi$_2$ cell could not switch reliably, indicating that the presence of Ni in the bottom electrode is important for good switching.

**Keywords**—HfO$_2$-based, Ni-silicide, NiSi, resistive RAM (RRAM).

I. INTRODUCTION

Resistive RAM (RRAM) has been researched extensively in recent years to address scaling issues in flash memories based on charge-trapping non-volatile memory (NVM) [1]-[12]. The fast program/erase and low operating voltages make it suitable either for embedded NVM or standalone NVM using standard CMOS process. Furthermore, the simple metal-insulator-metal structure of the RRAM allows for high density integration. A popular choice of top metal electrode and dielectric is TiN/HfO$_2$ [10]-[12]. Oxygen vacancies are believed to form within the HfO$_2$ due to the applied electric field during SET process as the TiN acts as an oxygen gettering layer. The oxygen is then released back into the HfO$_2$ during the RESET process.

This work presents a study of Ni-silicide as the bottom electrode, with HfO$_2$ as dielectric and TiN as top electrode. Various silicidation conditions were used to form Ni-silicides with different Ni concentrations, namely Ni$_2$Si, NiSi, and NiSi$_2$. It was found that the Ni$_2$Si and NiSi cells performed well, while the NiSi$_2$ cell could not switch reliably, indicating that the presence of Ni in the bottom electrode is important for good switching.

II. DEVICE FABRICATION

Devices were fabricated on p-type (~10$^{15}$ cm$^{-3}$) 8-inch silicon wafers. The bottom electrode (BE) was first formed through silicidation of the silicon substrate under the various conditions listed in Table I. First, Ni is deposited and then the first silicidation performed at high temperatures. Excess Ni is then removed by wet etch in H$_2$SO$_4$:H$_2$O$_2$:H$_2$O solution after the first anneal. A second anneal is done after the Ni removal for D3 only. After silicidation, 10nm HfO$_2$ switching oxide and 50nm TiN top electrode (TE) were deposited through physical vapor deposition (PVD). The TE was then patterned into 500nm by 500nm patterns by lithography using a 248nm KrF scanner. The TE is then dry etched using Cl$_2$ chemistry. SiO$_2$ is then deposited as pre-metal deposition (PMD) and contact holes etched to contact TE and BE. This is followed by metallization with Al using TaN as a barrier metal.

Figs. 1 (a) to (c) show the transmission electron micrographs (TEM) images of D1-D3, respectively. Fig. 1 (d) to (f) shows the energy dispersive x-ray spectroscopy (EDX) line scans of D1-D3, respectively. It is clear from the EDX that the Ni concentration is highest for D1 and lowest for D3, with D2 having a concentration between the two.

III. RESULTS AND DISCUSSION

Figs. 2 (a) to (c) show the typical switching characteristics of D1-D3, respectively. It can be seen that the switching current tends to be high (>1mA). This could indicate a large filament is formed during the forming/SET. Also, the SET voltages are fairly low (~0.6V for D1 and ~0.8V for D2). Unfortunately, D3 fails to switch after the forming process, which could be due to the low Ni concentration.

The memory window for D1 and D2 is >10x, which should be sufficient to resolve both low resistance state (LRS) and high resistance state (HRS). D2 appears to have a slightly larger memory window, with one RESET cycle even causing the HRS to drop lower than the typical HRS level, resulting in nearly a 100x memory window. However, this phenomena was found to only occur sometimes. Although D2 was found to be the best performing cell, it should be noted that the Ni-silicide surface of the BE is quite rough, as can be seen in Fig. 1 (b). This could result in some switching non-uniformity. This could also be the reason for the large drop in current during that one RESET process. Conversely, this could also possibly result in over SET or negative parasitic SET.

<table>
<thead>
<tr>
<th>TABLE I</th>
<th>NICKEL SILICIDATION CONDITIONS FOR BOTTOM ELECTRODES</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device</td>
<td>D1</td>
</tr>
<tr>
<td>Ni thickness</td>
<td>30nm</td>
</tr>
<tr>
<td>Silicidation 1$^{st}$ step</td>
<td>300°C, 30sec</td>
</tr>
<tr>
<td>Silicidation 2$^{nd}$ step</td>
<td>None</td>
</tr>
</tbody>
</table>

Z. X. Chen and Y. H. Wu are with the department of Electrical and Computer Engineering, National University of Singapore, Singapore 119077.

Z. X. Chen, Z. Fang, X. P. Wang, G. -Q. Lo, and D. -L. Kwong are with the Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), 11 Science Park Road, Singapore Science Park II, Singapore 117685 (phone: +65 6770-5633; e-mail: chenzx@ime.a-star.edu.sg).

Z. X. Chen and Y. H. Wu are with the department of Electrical and Computer Engineering, National University of Singapore, Singapore 119077.
A study of Ni-silicide as the bottom electrode of RRAM is presented. HfO$_2$ was the dielectric and TiN was the top electrode. Various silicidation conditions were used to form Ni-silicides with different Ni concentrations, namely $\text{Ni}_2\text{Si}$, NiSi, and NiSi$_2$. It was found that the $\text{Ni}_2\text{Si}$ and NiSi cells performed well, while the NiSi$_2$ cell could not switch reliably, indicating that the presence of Ni in the bottom electrode is important for good switching.

IV. CONCLUSION

This work was supported by Future Data Center Technologies Thematic Strategic Research Programme: NVM based on integration of PCRAM and RRAM cells with ultra scaled vertical Si nanowire devices (SERC Grant No: 1121720016).

ACKNOWLEDGMENT

This work was supported by Future Data Center Technologies Thematic Strategic Research Programme: NVM based on integration of PCRAM and RRAM cells with ultra scaled vertical Si nanowire devices (SERC Grant No: 1121720016).

REFERENCES


