A Low Voltage High Performance Self Cascode Current Mirror

Jasdeep Kaur, Nupur Prakash, and S. S. Rajput

Abstract—A current mirror (CM) based on self cascode MOSFETs low voltage analog and mixed mode structures has been proposed. The proposed CM has high output impedance and can operate at ±0.5 V. P-Spice simulations confirm the high performance of this CM with a bandwidth of 6.0 GHz at input current of 100 µA.

Keywords—Current Mirrors, Composite Cascode Structure, Current Source/Sink.

I. INTRODUCTION

Many low voltage design techniques have been developed to meet the needs of present era of low power portable electronic equipment, which drove the analog designers to look for innovative design techniques like self cascode MOSFETs [1-5]. In this paper, we have investigated the merits and demerits of self cascode approach. For this aim in mind we designed a CM based on self cascode MOSFETs and analyzed its various properties through the p-spice simulations for 0.13 micron CMOS technology.

II. CASCODE STRUCTURES

The idea behind cascode structure is to convert the input voltage to a current and apply the result to a common source stage. This has been employed in various LV topologies [6-10]. In 2004, Comer [11-12] discussed the effects on the overall composite cascode circuit performance with one device operating in the sub threshold and the other device operating in the active region and suggested that this approach may result in a very high gain stage for use in op-amps, along with low power dissipation too [13,14].

The idea of cascode structure is employed in regulated cascode [15,16] to increase the output resistance to $g_{m2} r_{ds}$ (Fig. 1) and the implementation requires CMOS technology as the regulated cascode structure requires both PMOS and NMOS transistors. Fig. 2 is called “folded cascode”, used to alleviate the drawback of telescopic cascode’s, limited output swings and difficulty in shorting the input and output [16,17].

Primary advantage of folded structure lies in the choice of the voltage levels because it does not “stack” the cascade transistor on top of the input device. However, this structure generally consumes higher power.

The Composite Cascode Connection: It is seen that there are two distinct advantages of using cascode structures. Firstly, it provides higher output impedance and secondly, it reduces the effect of miller capacitance on the input of the amplifier. A Low Voltage Current Mirror (LVCM) based on level shifter approach was proposed that required a low bias voltage of order of ±1.0V [18,19]. This paper proposes a LV high performance CM structure that applies composite cascode connections, proposed by Comer.

Fig. 1 Regulated cascode CM

Fig. 2 Folded cascade

Fig. 3 Composite Cascode
The structure shown in Fig. 3, has both the gates of M1 & M2 driven by the input signal and share a single bias source \( V_{G0} \). If M2 and M1 have similar \( W/L \) ratio, then M1 will operate in the triode region while M2 will operate in the active region. In this case, the composite cascade works like a common-source stage, but with higher voltage gain. If M2 is chosen with higher aspect ratio then M1, with appropriate bias of \( V_{G0} \) and \( I_{bias} \), M1 is placed in the strong inversion region while M2 is operating in the weak inversion region. The gain in this case is further increased.

Assuming the current source has infinite output impedance, the output resistance is \( r_{out} = r_{ds1} + r_{ds2} + (g_{m2} + g_{mb2}) r_{ds1} r_{ds2} \) [20]. The benefit of this conventional cascode technique is its high output impedance. Its drawbacks are limited input common mode range, small output swing and relatively high power supply requirements [21, 22].

If this conventional cascode structure is changed to bias the upper MOS device M2 in a way that there is less effect on the output voltage swing, the output impedance of the connection may be increased with sufficient output swing at low supply voltage. One practice is to make both the gates of M1 & M2 driven by the input signal and share a single bias source. This approach results in high output impedance originating due to the degeneration of the source of M2. This composite cascode approach, which combines the regular active devices with weak inversion devices, is a promising low voltage design technique discussed in detail in this paper.

**Proposed Self cascode CM (SCLVCM):**

The proposed LVCM is shown in Fig. 4. M1 & M2, M3 & M4, M7 & M8 are pairs of composite cascode structures. They have replaced M1, M2 & M3 of LVCM [19]. The aspect ratios of different transistors are given in Table I. The circuit is simulated for 0.13 \( \mu \)m technology with level 3 parameters. \( I_{bias3} \) and \( I_{bias4} \) are assumed to be 1nA and 100\( \mu \)A respectively. The selection criterion for \( I_{bias3} \) is to ensure lower \( V_{in} \). \( I_{bias4} \) is selected to ensure ON condition for M6.

All the circuit operations are simulated for supply voltage of \( \pm 0.5 \) V.

**Simulation Results:** The current transfer characteristics are shown in Fig. 5 and its input characteristics in Fig. 6. The effect of gate resistance over bandwidth is shown in Fig. 7. The gate resistance RG is connected between the cascode pairs M1 & M2 and M3 & M4. For \( I_{in} \) of 100 \( \mu \)A the 3db bandwidth comes out to be 6.02 GHz. The bandwidth for \( I_{in} \) of 250\( \mu \)A is 6.4 GHz and for \( I_{in} \) of 300 \( \mu \)A is 10.2 GHz. Thus bandwidth is shown to be a function of \( I_{in} \).

The influence of various compensation techniques over the bandwidth are shown in Fig. 8. The gate resistance of 1.5K \( \Omega \) (RG) degrades the bandwidth from 6.02 GHz to 5.75 GHz and that of 3K \( \Omega \) degrades it to 5.5 GHz. The capacitor (C) also degrades the bandwidth to 2.39 GHz. There is an improvement in bandwidth only when both Resistance and Capacitor are included, it comes out to be 4.7 GHz. Hence, for this structure the compensation techniques (RG and C) are not required.

**TABLE I**

<table>
<thead>
<tr>
<th>MOSFETS</th>
<th>TYPE</th>
<th>W/L(( \mu )m/( \mu )m)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1,M4,M8</td>
<td>NMOS</td>
<td>26/0.13</td>
</tr>
<tr>
<td>M2,M3,M7</td>
<td>NMOS</td>
<td>1.95/0.13</td>
</tr>
<tr>
<td>M3,M6</td>
<td>PMOS</td>
<td>1.95/0.13</td>
</tr>
</tbody>
</table>

The small signal transfer analysis of this circuit at 100 \( \mu \)A gave the current gain, i.e. \( I_{out} / I_{in} = 1 \), input resistance as 1K\( \Omega \) and output resistance as 9 M\( \Omega \), with the power dissipation of 0.3 mW. However, for \( I_{in} \) of 300 \( \mu \)A, the current gain changes to 0.9, input resistance to 900 \( \Omega \) and output resistance to 2 M\( \Omega \).

The power dissipation for this is 0.7 mW. The output current to applied drain bias characteristics of M8 (\( V_{d} \)) is shown in Fig. 9 for the proposed self cascode LVCM of Fig. 4. Fig. 10 shows the characteristics for high currents. The dependency of output current swing on \( V_{d} \) is seen at low currents.
III. CONCLUSION

The self-cascode LVCM presented here can be used as a high performance Current Sink and Source having an output resistance of 9 MΩ. This approach of increasing the (W/L) aspect ratios works effectively at low bias voltage V in of ± 0.5 V. Its high bandwidth (6.02 GHz) without any additional components makes it quite attractive for biasing analog circuits requiring high output resistance and gain. Hence can be used as load resistances in CM circuits. They can extensively be used where power supply requirements are not the constraint and that high output resistance is of utmost importance.

REFERENCES


S. S. Rajput has received his B. E. in Electronics and Communication Engineering and M. E. in Solid State Electronics Engineering from University of Roorkee, Roorkee, India (Now IIT, Roorkee) and was awarded University gold medal. He earned his Ph. D. degree from Indian Institute of Technology, Delhi. He joined National Physical Laboratory, New Delhi, India as Scientist B, and was Scientist F when he moved to ABV-IIITM Gwalior as professor. He has worked for the design, development, testing and fabrication of an instrument meant for space exploration under the ISRO-NPL joint program for the Indian Satellite SROSS-C and SROSS-C2 missions. His research interests include low voltage analog VLSI development of scientific instruments for the Indian Satellite SROSS-C and SROSS-C2 missions. He has chaired the many sessions in Indian as well as International conferences. He is Fellow member of IETE (India). He has been awarded best paper award for IETE Journal of Education for the year 2002. He is Associate Editor of International Journal of Electronics Devices USA and Journal of Programmable Devices, Circuits, and Systems (PDCS), Egypt. Few tutorials have been presented in International conferences on his Research Work. He has more than 60 publications in national and international journals and conferences including a book chapter.

Jasdeep Kaur received her B.E. (1996), M.E.(2003) in Electronics & Communication from Delhi College of Engineering. She joined Netaji Subhas Institute of Technology (1996-2000) as Technical Officer and worked extensively for Govt. aided Continuing Education Programme(CEP) and Special Component Programme(SCP). She joined Guru Tegh Bahadur Institute of Technology (affiliated to GGS Indraprastha University) and was instrumental in establishing ECE Deptt. She is a Life member of ISTE and IETE. Her areas of interests include Low voltage Low Power Designs and Digital circuits. She has several National Publications to her credit and has guided several under graduate projects too.

Nupur Prakash is working as Dean and Professor in the University School of Information Technology. Prior to this she was Principal of Indira Gandhi Institute of Technology (affiliated to GGS Indraprastha University) and a constituent college of GGS Indraprastha University and a girl's engineering college started by Govt. in Delhi for four years (2002-06). She joined GGS Indraprastha University as Professor in IT in 2001. She received her B.E. (Electronics & Communication Engineering) and M.E. (Computer Science & Technology) from University of Roorkee (now I.I.T. Roorkee) in 1981 and 1986 respectively. She was awarded with the Chancellor's Medal for being the best outgoing student of 1981. She has worked as a scientist in CSIO, Chandigarh (1983-85) on microprocessor based projects. She completed her PhD (Computer Engineering & Technology) from Punjab University, Chandigarh in 1998 in the area of Neural Networks and Natural language Processing.