

A $\pm 0.5V$ BiCMOS Class-A Current Conveyor

Subodh Thankachan, Manisha Pattanaik, and S. S. Rajput

Abstract—In this paper, a new BiCMOS CCII and CCCII, capable of operate at $\pm 0.5V$ and having wide dynamic range with achieved bandwidth of 480MHz and 430MHz respectively have been proposed. The structures have been found to be insensitive to the threshold voltage variations. The proposed circuits are suitable for implementation using $0.25\mu m$ BiCMOS technology. Pspice simulations confirm the performance of the proposed structures.

Keywords—BiCMOS, Current conveyor, Compound current conveyor, Low supply voltage, Threshold voltage variation.

I. INTRODUCTION

A Current Conveyor II (CCII) has the unique feature of having both low and high impedance input port, a port generally termed as port X which serves as low input port for input current and output voltage. The low input impedance port is suitable for current mode structures, and high input impedance port suitable for voltage mode operation. Similarly it has high output impedance port for current mode structures and low output impedance port suitable for voltage mode operations. Hence a CCII is more versatile and can be used to process both current and voltage signals [1]-[8].

A CC is a grounded three-port network as shown in Fig.1. and it's characteristic is given as

$$\begin{bmatrix} I_y \\ V_x \\ I_z \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 \\ 1 & 0 & 0 \\ 0 & \pm 1 & 0 \end{bmatrix} \begin{bmatrix} V_y \\ I_x \\ V_z \end{bmatrix} \quad (1)$$

where X and Y are the input ports and Z is the output port.




Fig. 1 CCII+ block diagram

Manuscript received May 15, 2008.

S. Thankachan is student at ABV – Indian Institute of Information Technology and Management, India (phone: +919907241882, e-mail subodhthankachan@yahoo.com).

M. Pattanaik is with ABV – Indian Institute of Information Technology and Management, India (e-mail –manishapattanaik@iiit.ac.in).

S. S. Rajput. is with ABV – Indian Institute of Information Technology and Management, India (e-mail: ssrajput@gmail.com)

The bipolar transistors have higher transconductance (g_m) and high frequency performance over their CMOS counterparts [9]. Advantage of MOSFET includes high input impedance, low power consumption, and small silicon area [10]. In BiCMOS structures the advantage of the both technology have been utilized. In this paper a new CCII and Compound current conveyor (CCII) structures suitable for integration in BiCMOS technology and capable of operate at ultra low voltage of $\pm 0.5V$ have been proposed. The structures have a wide current bandwidth of 480MHz for class-A CC and 430MHz for class-A CCC with power consumption of 0.80mW and 1.0mW respectively.

II. PROPOSED $\pm 0.5V$ CLASS-A BICMOS CCII REALIZATION

The proposed BiCMOS realization for the low voltage CCII is shown in Fig. 2. The circuit has been designed using MOSFETs and BJTs in order to get the requirement of low power supply and low power dissipation. The input stage and current source have been realized through MOSFETs so that the high input impedance structure can be implemented. In order to operate at a low voltage and reducing power supply, bipolar current mirror is used because it has larger dynamic range [10]-[11]. Furthermore, it has superior high frequency performance then their CMOS counterpart [9].

The groups of the transistors (M1 and M2), (Q3 and Q4), (Q7-Q9), as well as (M11 and M12) are matched. All the MOSFETs operate in saturation region, while all the BJTs in active region. M10, M11, M12, and M13 serve as DC current sources. The current mirroring has been achieved by Q3 and Q4 forces equal currents I_B in M1 and M2, there by resulting in equal gate to source voltage This forces voltage at port X to follow the impressed voltage at port Y Mirroring action between Q7 and Q9, and M12 and M14 transfer I_x to I_{Z+} .




Fig. 2 Proposed Low Voltage BiCMOS Class-A CCII

The threshold voltage variation caused by the body effect of MOS transistors are negligible owing to the fact that except M1, M2 and M6, all the MOSFETs have sources that are connected to the positive or negative supply rail. Threshold voltage variations of transistors (M1 and M2) are canceled out

because of their differential configuration which canceled the equal threshold voltage variations [13]-[14].

Voltage offset of the proposed circuit is also very low. The voltage offset is given by the following relationship

$$\Delta V = V_X - V_Y \quad (2)$$

$$\Delta V \approx [\lambda_n(V_{DS1} - V_{DS2})] \sqrt{\frac{I_B}{\mu_n C_{OX} (W/L)_1}} + (\Delta V_{th}) \quad (3)$$

where λ_n is the channel length modulation factor, V_{DS1} and V_{DS2} are the drain voltages of transistors M_1 and M_2 . This offset can be cancelled by making V_{DS1} equal to V_{DS2} . The last term ΔV_{th} is owing to the threshold voltage mismatch, which is bias-current independent and is a strong function of fabrication process [13][15]. This offset cancellation is independent of the input current and voltage.

The relationship between V_X and V_Y can be expressed by performing small signal analysis. The transistors in Fig. 2 are replaced by equivalent circuits and the node equations are derived by applying the current law at nodes. To simplifying, it has been assumed that the drain conductance of the current source M_{10} is zero and that no body effect occurs. By solving the equations for V_X and V_Y ,

$$\frac{V_X}{V_Y} = \frac{g_{m2}}{(g_{m2} + g_{d2} + g_{o4})} \quad (4)$$

where g_{m2} and g_{d2} denote the transconductance and the drain conductance, of MOSFET M_2 , and g_{o4} denote output conductance of bipolar transistor.

Similarly, the port impedance at port X has been derived, but in this case, the voltage V_Y is set equal to zero, and a test voltage V_X is applied at port X. The R_X has been given as

$$R_X \approx \frac{(g_{m1} + g_{m2})(g_{d2} + g_{o4})}{(g_{m1} \cdot g_{m2} \cdot g_{m5})} \quad (5)$$

It is assume that the small signal gain and input resistance of bipolar transistor is high

The output impedance at port Z is approximately equal to the output resistance of the current mirror Q_7 - Q_9 in parallel with the output resistance of the current sink M_{13} , and may be approximated as

$$R_Z \approx \frac{1}{(g_{d9} + g_{o13})} \quad (6)$$

Where g_{d9} denote the drain conductance, of BJT Q_9 , and g_{o13} denote output conductance of MOSFET M_{13} .

III. PROPOSED $\pm 0.5V$ CLASS-A BICMOS CCCII REALIZATION

The above proposed circuit can be improved to include Z-port as shown in Fig. 3 By using extra current mirrors, current through port X is conveyed to Z- port with the negative

polarity. Current direction has been inverted by using current mirrors formed by Q_{16} - Q_{17} and Q_{18} - Q_{19} to get $I_{Z-} = -I_X$.




Fig. 3 Proposed low voltage BiCMOS class-A CCCII

The basic characteristic of the proposed class-A CCCII has been similar to proposed CCII.

IV. SIMULATION RESULTS

The proposed BiCMOS CCII+ and CCCII structures have been simulated with the PSPICE for $0.25\mu m$ BiCMOS process at $\pm 0.5V$. The aspect ratios of the MOS transistors for CCII and CCCII are given in Table I. The voltage transfer is almost rail to rail ($-0.5V$ to $+0.5V$) as shown in Fig4, within 0.1% error at the end of the transfer curve as shown in Fig. 5. Fig. 6 shows the variations of X port voltage against the current I_X . A linear input current transfer from $-125\mu A$ to $+125\mu A$ takes place for class-A CCII structure as show in Fig. 7 for port Z. The ac current gain between port X and port Z, has been plotted in Fig. 8 and Fig. 9, for CCII and CCCII structures respectively. The maximum bandwidth of 480MHz has been obtained for current transfer characteristics I_Z/I_X . The power consumption of the proposed structures are 0.80mW and 1.0mW for class-A CCII and CCCII structures respectively. Input current transfer for class-A CCCII structure is same as that of for class-A CCII structure as show in Fig. 10 and Fig. 11 for port Z+ and Z- respectively. The summary of the simulated result for class-A BiCMOS CCII and class-A CCCII are given in Table II.

TABLE I
 TRANSISTORS ASPECT RATIOS OF PROPOSED CCII STRUCTURE

Transistor	W/L (μm)
M1,M2	30/0.25
M5	50/0.5
M6	10/0.25
M10	50/0.5
M11,M12,M13,M14,M20	25/0.5




Fig. 4 Static characteristics of the conveyor voltage transfer function




Fig. 8 Amplitude characteristics of the conveyor current transfer function I_2/I_X [dB]




Fig. 5 Voltage transfer error at X port




Fig. 9 Amplitude characteristics of the current transfer function I_{2+}/I_X [dB]




Fig. 6 Input port X characteristics




Fig. 10 Static characteristics of the conveyor current transfer function from I_{2+} to I_X




Fig. 7 Static characteristics of the conveyor current transfer function from I_{2+} to I_X




Fig. 11 Static characteristics of the conveyor current transfer function from I_{2-} to I_X

TABLE II
BASIC CHARACTERISTICS OF PROPOSED CCII AND CCCII

Parameters	Class-A CCII Operation	Class-AB CCCII operation
Supply Voltage	$\pm 0.5V$	$\pm 0.5V$
Current Gain	1.0	1.0
Voltage Gain	0.96	0.96
Current TR band width	480MHz	430MHz
Output resistance at port Rz	4.7K Ω	4.7K Ω
Input resistance at port Rx	2.57 Ω	2.57 Ω
Input resistance at port Ry	1.0E20Ohm	1.0E20Ohm
Power dissipation	0.80mW	1.0mW
Voltage range	-0.5V to +0.5V	-0.5V to +0.5V
Current Range	-125 μA to +125 μA	-125 μA to +125 μA

V. CONCLUSION

The proposed current conveyor structures can operate at ultra low voltage of $\pm 0.5V$ and have, bandwidths of 480MHz for class-A CCII and of 430MHz for class-A CCCII, wide dynamic range of rail to rail (-0.5V to +0.5V) for both the structures, and low power dissipation. The proposed structures are suitable for the low voltage, low power VLSI Applications.

REFERENCES

- [1] A. S. Sedra, G. W. Roberts and F. Gohh, "The current conveyor: history, progress and new results," IEE proc, vol. 137, Pt. G, NO. 2, pp. 78-87, April 1990.
- [2] K. C. Smith and A. S. Sedra, "The current conveyor - A new circuit building block," IEEE Proc., vol. 56, pp. 1368-1369, 1968.
- [3] A. S. Sedra and K. C. Smith, "A second generation current conveyor and its applications," IEEE Trans. Circuit Theory, vol. CT-17, pp. 132-134, 1970.
- [4] Rajput, S. S., and Jamuar, S. S. "Low Voltage, High Performance Current Conveyors for Low Voltage Analog And Mixed Mode Signal Processing Applications", Analog Integrated Circuits and Signal Processing 41(1), 21-34, 2004.
- [5] S.S. Rajput, S.S. Jamuar "Advanced applications of current conveyors: A Tutorial", J of Active and Passive Electronic Devices, Vol. 2, pp. 143-164, 2007.
- [6] Oguzhan cicekoglu "Current Feedback Operational amplifiers and Current conveyors; An Overview and Recent development Optimization" electrical and Electronics Equipments- Brayw 1998
- [7] A. Fabre, O. Saaid, and C. Boucheron, "High frequency application on a new current controlled conveyor," IEEE Trans, Circuit and sys., vol. 43. No. 2, February, pp.82- 91. 1996.
- [8] B. Wilision, "Recent development in current conveyors and current-mode circuits," IEE proc., vol. 137, pt. G, No., 2, pp. 63-77, April 1990.
- [9] A. S. Sedra and K. C. Smith, "Microelectronic Circuit," 5th. Ed., New York Oxford, 2004.
- [10] K. Kumwachara, Nobuo fujii and W. Surakamponorn, "Low voltage bipolar translinear-based temperature dependent current source and its application", 0-7803-51460, 1998 IEEE.
- [11] M. Filanovsky and Wilson h. Y. Lee, "A new method of frequency compensation for bipolar Wilson current mirror", IEEE Trans, Circuit and sys vol. 46, No. 5, May-1999 IEEE.
- [12] Rajput, S. S., and Jamuar, S. S.. "Low voltage, low power, high performance current conveyors", ISCAS-2001/IEEE 1-723-I-726, Sydney, Australia.

- [13] J. A. Svoboda, "Analyzing networks containing current conveyor," Int. J. Electron., vol. 67, pp. 899-906, 1989.
- [14] Jelena Papovic, A. Pavasovic and D.Vasiljevic "Low-power high Bandwidth CMOS Current Conveyor", Proc 21st Int. Conf. on Micro, Vol2,0-7803-3664-X 1997 IEEE.
- [15] S. Bensalem, M. Fakhfakh, M. Loulou and N. Masmoudi "An Improved High performance CMOS Second Generation Current Conveyor", 0-7830-9029, 2005 IEEE.

Subodh Thankachan has received B.E. in Information Technology from MP Christian College of Engineering and Technology Bhilai, C.G., India, in 2005. He is currently pursuing M.Tech. in VLSI Design from ABV Indian Institute of Information Technology and Management, Gwalior, India. His research area includes Low-power analog design, mixed analog circuit design and analog signal processing.

Manisha Pattanaik is an assistant professor in VLSI Design at ABV Indian Institute of Information Technology and Management Gwalior, India. She received the Ph.D. degree in Electronics and Electrical Communication Engineering from Indian Institute of Technology Kharagpur, India in 2005. Her current research activity includes leakage power reduction of nanoscale CMOS circuits, low voltage, low power CMOS digital and analog IC design and CAD of VLSI.

S. S. Rajput has received his B. E. (E&C) and M. E. (E&C) from University of Roorkee, Roorkee, India (Now, IIT, Roorkee) and was awarded University gold medal. He earned his Ph. D. degree from Indian Institute of Technology, Delhi. In 1983, he joined National Physical Laboratory, New Delhi, India as Scientist B, and was Scientist F when he moved to ABV-IITM Gwalior as Professor. He has worked for the design, development, testing and fabrication of Retarding Potential Analyzer instrument meant for space exploration under the ISRO-NPL joint program for development of scientific instruments for the Indian Satellite SROSS-C and SROSS-C2 missions. His research interests include low voltage analog VLSI, application of DSP techniques to VLSI and instrument design for space applications. He is Fellow member of IETE (India). He has been awarded best paper award for IETE Journal of Education for the year 2002. He served as Associate Editor of International Journal of Electronics UK. Currently, he is Editorial Board member of Journal of Active and Passive Electronic Devices USA and Journal of Programmable Devices, Circuits, and Systems (PDCS), Egypt.