Analysis of a Novel Strained Silicon RF LDMOS

V. Fathipour*, M. A. Malakootian*, S. Fathipour* and M. Fathipour*

Abstract—In this paper we propose a novel RF LDMOS structure which employs a thin strained silicon layer at the top of the channel and the N-Drift region. The strain is induced by a relaxed Si$_{0.8}$Ge$_{0.2}$ layer which is on top of a compositionally graded SiGe buffer. We explain the underlying physics of the device and compare the proposed device with a conventional LDMOS in terms of energy band diagram and carrier concentration. Numerical simulations of the proposed strained silicon laterally diffused MOS using a 2 dimensional device simulator indicate improvements in saturation and linear transconductance, current drivability, cut off frequency and on resistance. These improvements are however accompanied with a suppression in the break down voltage.

Keywords—High Frequency MOSFET, Design of RF LDMOS, Strained-Silicon, LDMOS.

I. INTRODUCTION

The demand for cost effective, high linearity, high gain RF power transistors in applications such as base station power amplifiers as a result of broad implementation of wireless communications has urged the development of submicron high voltage Laterally Diffused MOS (LDMOS) transistor.

High voltage capability of this device is achieved by employing an n'-type diffusion region referred to as N-Drift to sustain most of the drain voltage. The N-Drift region however, degrades the on resistance and thus the RF performance of the device. A loss of 10% to 20% in drain source current, $I_{DS}$, and degrades the on resistance and thus the RF performance of the device. The N-Drift region however, degrades the on resistance and thus the RF performance of the device. The N-Drift region however, degrades the on resistance and thus the RF performance of the device. The N-Drift region however, degrades the on resistance and thus the RF performance of the device.

II. FABRICATION PROCESS

The cross sectional view of the proposed device is shown in Fig. 1. The fabrication process starts by growing a p-type epitaxial layer ($N_a = 7 \times 10^{14}$ cm$^{-2}$) over a p$^+$ substrate. The graded SiGe buffer of 2.3µm thick is then grown with x composition varying from 0% to 20%. This layer adjusts the
intermediate lattice constant of the Si and SiGe materials and provides a defect free Si$_{0.8}$Ge$_{0.2}$ layer allowing structures of arbitrary thickness to lie on top of each other. The growth of the 4.04µm relaxed Si$_{0.8}$Ge$_{0.2}$ layer is followed by the epitaxial growth of a 38 nm thick silicon layer. The 38 nm silicon thickness accounts for the screening oxide and the thin dry gate oxide growth in the steps that follow. The optimized strained silicon thickness is left to be 16 nm. The strain layer in the channel and the N-Drift region allows a smooth transition of the conduction energy bands between these two regions.

Sinkers are widely used for lateral power devices to decrease the number of contacts, reduce the source inductance and improve the RF performance. Furthermore, it makes the LDMOS integration easier. It is usually created by a high dose and high energy implant followed by a thermal drive step until it merges with the heavily doped p' substrate. However, due to the lateral diffusion a wide gate to sinker space is required and the sinker takes up much of the chip area [6]. In this structure instead of creating the heat sink via diffusion, a trenched-sinker of height 9µm is created by etching the relative locations and filling it with doped polysilicon [12]. Advantages of this method include the reduction of sinker area, lowering of the source resistance (which is due to the refilling of the sinker with heavily doped poly silicon), ability to be scaled to deep submicron regime and good RF performance. After the formation of sinker and growth of the 10 nm screen oxide, phosphorous is implanted ($N_D = 7 \times 10^{14}$ cm$^{-3}$) in the epitaxial layer to create the N-Drift region. To minimize the consumption of the underlying strained silicon layer, the growth of the gate oxide and field oxide is carried out in two steps: after etching the previous screen oxide layer, a thin dry oxide of 40 nm thick is grown, then the Field Oxide is deposited to a thickness of 500 nm at appropriate locations. The poly gate which extends over the 40 nm thick gate oxide and terminates on the field oxide is then deposited. This is followed by the source/drain region implantation. The annealing times and temperatures were properly chosen to achieve the desired profiles.

III. MODELLING AND DISCUSSIONS

To implement the device with the 2D device simulator, following models are employed: the unstrained energy band model is chosen for the relaxed Si$_{0.8}$Ge$_{0.2}$ layer. The strained-Si structure is implemented by defining the energy band structure i.e. electron affinity, $E_A$, conduction band discontinuity, $\Delta E_c$ and valence band discontinuity, $\Delta E_v$ as well as the mobility. The mobility enhancement factor is chosen based on the experimental results given in [13]. The field dependant mobility model is chosen to take into account the mobility degradation which arises due to both large vertical and lateral electric fields. For transport, the drift diffusion and the impact ionization models are employed. A comparison between the electrical characteristics of the proposed device with those of a conventional LDMOS is provided next. The devices under consideration have the same doping profiles and physical dimensions.

A. Energy band Diagram

The energy band profile is modified by the strain in the channel and N-Drift region of the SS LDMOS. The simulated energy band diagrams for $V_{GS}=0$V and $V_{DS}=0$V calculated along the cut lines AA' and BB' in Fig. 1 are plotted in Fig. 2 and Fig. 4. Fig. 2 compares the energy band diagram of the proposed device with that of the conventional LDMOS along cut line AA'. A band edge discontinuity arises at the strained silicon and Si$_{0.8}$Ge$_{0.2}$ alloy heterojunction. The higher electron affinity of the strained silicon device as compared with that of the unstrained silicon device together with the negative valence band offset at the strained Si/SiGe interface [14] causes the conduction band to shift towards the Fermi level and results in the contribution of more electrons in the channel for the same gate bias. This is verified by the greater carrier concentration in the strained silicon layer calculated along cutline AA' as shown in Fig. 3. As a result the threshold voltage reduces for the SS LDMOS as compared to the conventional LDMOS [14]. The threshold voltages of the conventional LDMOS and the SS LDMOS are 3.5 and 3 respectively.

Fig. 4 gives a comparison between the conduction band energy for the proposed and conventional devices along the cutline BB'. As well as indicating the greater electron affinity of the strained silicon device as compared with the conventional device, this figure shows the fact that the use of strain both in the top layer of the channel and the N-Drift region eliminates the energy spike at the heterojunction. Presence of this spike reduces the electron speed towards the drain [1].
B. Current – Voltage Characteristics

Fig. 5a shows a comparison between the $g_{m-V_{GS}}$ characteristics of the conventional LDMOS and the SS LDMOS in the saturation region. The peak saturation transconductance of the proposed SS LDMOS occur at a 0.8V lower gate voltage compared to the conventional device. As mentioned earlier in section A, this voltage reduction is due to the carrier confinement which results due to the conduction band bending at the heterojunction. The carrier confinement causes a larger number of carriers to respond to the small signal voltage applied at the gate as compared to the conventional device. Thus the transconductance of SS LDMOS is improved by 45.5% and 19.3% in the linear and saturation regions respectively. However, after a certain gate voltage the $g_{m}$ improvement rate decreases and even starts to degrade. This is due to the degradation of the mobility enhancement factor beyond a certain gate voltage which is a result of increased on resistance of the device and is discussed next.
Fig. 5 (a) Saturation transconductance (b) $I_{DS}-V_{DS}$ characteristic (c) $I_{DS}-V_{GS}$ characteristics and (d) On resistance of the SS LDMOS as compared to conventional LDMOS.

Fig. 5. b compares $I_{DS}-V_{DS}$ characteristics of the SS LDMOS and conventional LDMOS structures. Due to the enhancement of the effective electron mobility at low transverse fields and the reduction of threshold voltage a significant increase in current for the SS LDMOS is observed from the figure. The improvement in current decreases as the gate voltage increases. This is attributed to the degradation of mobility enhancement factor. The transfer characteristic ($I_{DS}-V_{GS}$) for the devices under consideration is depicted in Fig. 5.c. The 2 sets of curves for the SS LDMOS and the conventional LDMOS, tend to get closer and will meet each other for large gate voltages (not indicated in this figure). This can be explained by examining the on resistance of the device for different $V_{GS}$ values. Fig.5. d shows the on resistance for devices under consideration. $R_{on}$ is the ratio of applied $V_{DS}$ to $I_{DS}$ in the triode region of operation. For low $V_{GS}$ values $R_{on}$ of SS LDMOS is much lower than the conventional LDMOS. Detailed investigation of data indicates that for $V_{DS}=2V$, as $V_{GS}$ increases above 12 V the on resistance of SS LDMOS becomes larger than the conventional LDMOS.

C. Cut off Frequency

Results obtained from simulation analysis confirm the fact that the cut off frequency for the SS LDMOS is enhanced by a factor of 22.3% at $V_{DS}=10V$ as compared with the conventional LDMOS. This may be attributed to the enhancement in $g_m$ for this device.

A. Drain Breakdown voltage

Breakdown occurs when avalanche multiplication results in a significant current to flow between the source and drain. The smaller energy band gap and longer mean free path of strained-Si devices result in higher impact ionisation rates for these devices as compared with those of the bulk silicon devices [1]. The breakdown, voltage, $V_B$ of a strained-silicon/SiGe heterostructure can be degraded by a positive temperature coefficient of impact-ionization rate [15]. Irisawa et al. [16] reported a higher impact-ionization current for a strained-silicon MOSFET as compared to a conventional MOSFET.

In this paper the breakdown is reported as the drain to source voltage at which $I_{DS}$ crosses the 10pA/µm limit when the device is off [12]. The band gap narrowing causes the breakdown voltage of the SS LDMOS to be degraded by 15.6% as compared with the conventional LDMOS device. This is shown in Fig. 6.

Fig. 6. Comparison of the breakdown voltage curves for the SS LDMOS and conventional LDMOS.

The percentage improvements obtained in the output characteristics of the proposed SS LDMOS is given in table I.

### Table I

<table>
<thead>
<tr>
<th>Output Characteristics</th>
<th>Bias Condition</th>
<th>Percentage improvement</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_D$</td>
<td>$V_{GS}=5V$</td>
<td>51.1%</td>
</tr>
<tr>
<td>$I_D$</td>
<td>$V_{GS}=4.5V$</td>
<td>64.7%</td>
</tr>
<tr>
<td>$I_D$</td>
<td>$V_{GS}=4V$</td>
<td>83.3%</td>
</tr>
<tr>
<td>$f_T$</td>
<td>$V_{DS}=10V$</td>
<td>22.3%</td>
</tr>
<tr>
<td>$V_B$</td>
<td>$I_{DS}=10pA/\mu m$</td>
<td>-15.6%</td>
</tr>
<tr>
<td>$g_m$</td>
<td>saturation</td>
<td>19.3%</td>
</tr>
<tr>
<td>$g_m$</td>
<td>linear</td>
<td>45.5%</td>
</tr>
<tr>
<td>$R_{on}$</td>
<td>$V_{GS}=4.5V$, $V_{DS}=2V$</td>
<td>27.7%</td>
</tr>
</tbody>
</table>

IV. CONCLUSION

With the aid of a 2D device simulator, we have shown that the strain layer in the channel and N-Drift region of an LDMOS structure leads to great improvements in the device performance. The carrier confinement in the strained silicon layer which is the result of 20% Ge content in the underlying SiGe layer causes improvements of 19.3%, 45.5%, 51.1%, 22.3% and 27.7% in saturation and linear transconductance, current drivability at $V_{GS}=5V$, cut off frequency at $V_{DS}=10V$ and on resistance at $V_{GS}=4.5V$, respectively for low transverse fields. However, at the same time the breakdown voltage is

International Scholarly and Scientific Research & Innovation 4(9) 2010 1382 ISNI:0000000091950263
degraded by 15.6%. As a result the SS LDMOS may prove as a good candidate for future higher-speed CMOS devices and applications like display drivers due to their needs for large current drivability and small chip area consumption.

REFERENCES


