Abstract—Current mode circuits like current conveyors are getting significant attention in current analog ICs design due to their higher band-width, greater linearity, larger dynamic range, simpler circuitry, lower power consumption and less chip area. The second generation current controlled conveyor (CCCII) has the advantage of electronic adjustability over the CCII i.e. in CCCII; adjustment of the X-terminal intrinsic resistance via a bias current is possible. The presented approach is based on the CMOS implementation of second generation positive (CCCII+), negative (CCCII-) and dual Output Current Controlled Conveyor (DOCCCII) and its application as Universal filter. All the circuits have been designed and simulated using 65nm CMOS technology model parameters on Cadence Virtuoso / Spectre using 1V supply voltage. Various simulations have been carried out to verify the linearity between output and input ports, range of operation frequency, etc. The outcomes show good agreement between expected and experimental results.

Keywords—CCCII+, CCCII-, DOCCCII, Electronic tunability, Universal filter

I. INTRODUCTION

Current conveyor is a versatile current mode circuit, gaining acceptance as both a theoretical and practical building block. The current conveyor, with one high impedance input, one low impedance input and one high impedance output is a suitable element for both voltage-mode and current-mode circuits. The classical op-amps suffer from limited gain-bandwidth product problems and from low slew rate at its output. So, they remain unsatisfactory at higher frequencies. Moreover supply voltage has become the great concern in present electronic circuit design scenario especially for portable and battery powered equipment and the breakdown voltage of short channel MOS transistors. Since a low-voltage operating circuit becomes necessary, current-mode techniques are better suited for such purposes in comparison with voltage-mode ones. Consequently, current-mode circuits are receiving significant attention due to their larger dynamic range, higher bandwidth, greater linearity, simpler circuitry, lower power consumption, and reduced chip area as compared to their voltage mode counterparts like Operational Amplifiers. In recent years, due to the integration suitability with CMOS technology, current mode devices are finding even more consideration in circuit designs [1,2].

Zia Abbas is with Department of Information, Electronics and Telecommunication Engineering (DIET), Sapienza University of Rome, Rome, Italy (abbas@die.uniroma1.it).

Giuseppe Scotti is with Department of Information, Electronics and Telecommunication Engineering (DIET), Sapienza University of Rome, Rome, Italy (scotti@die.uniroma1.it).

Mauro Olivieri is with Department of Information, Electronics and Telecommunication Engineering (DIET), Sapienza University of Rome, Rome, Italy (olivieri@die.uniroma1.it).

II. DESCRIPTION OF CURRENT CONTROLLED CONVEYORS

Fig. 1 and Fig. 2 show the symbol and equivalent circuit of the second generation Current Controlled Conveyor (CCCII). A CCCII-based circuit, whether positive, negative or dual output [3], provides electronic tunability and wide tunable range of its resistance at X-terminal [6]. The CCCII requires no external resistors; hence it is very suitable in the design of integrated filters and oscillators. Also, as the CCCII is current controlled current source, the CCCII based circuit is very suitable for high frequency operation. These features are very attractive to circuit designers [4].

The relationship between the voltage and current variables at input and output ports X, Y and Z of the CCCII can be expressed by the following matrix,

\[
\begin{pmatrix}
V_x \\
I_y \\
I_z
\end{pmatrix} =
\begin{pmatrix}
R_x & 1 & 0 \\
0 & 0 & 0 \\
0 & 0 & R_x
\end{pmatrix}
\begin{pmatrix}
I_x \\
I_y \\
I_z
\end{pmatrix}
\]

(1)

where the sign ± refers to plus-type or minus-type CCCII, respectively, and \(R_x\) denotes the intrinsic resistance at X terminal. \(I_b\) is adjustable by a supplied bias current which can be expressed through a class AB trans-linear loop, which is used as input section.
Resistance at X is given by

\[ R_X = \frac{1}{2\beta m} = \frac{1}{\sqrt{8\beta m/\mu}} \]  

Where \( \beta_m = \mu C_{ox} \frac{W}{L} \) is the physical parameter of the MOS transistor.

III. CMOS IMPLEMENTATION OF CCCII

Fig. 3, 4, and 5 respectively show the schematics of conventional CMOS implementation of positive, negative and dual output current controlled conveyor (CCCII+, CCCII-, DOCCCII). We know that MOS-transistors in particular are more suitable for processing currents rather than voltages, because both in common-source and common-gate amplifier configurations the output signal is a current, while common-drain amplifier configuration are almost useless at low supply voltages because of the bulk-effect present in typical CMOS-processes. Moreover, MOS current-mirrors are more accurate and less sensitive to process variation than bipolar current-mirrors because with the latter the base currents limit the accuracy. So, MOS-transistor circuits should be simplified by using current signals in preference to voltage signals. When the signal is conveyed as a current, the voltages in MOS-transistor circuits are proportional to the square root of the signal, if saturation region operation is assumed for the devices [5,7]. Therefore, a compression of voltage signal swing and a reduction of supply voltage is possible. Also, with very high values for the drain currents of the MOS, their maximum usable frequency will be reached sooner.

The circuit in Fig. 3 consists of one mixed trans-linear loop (transistors M1 to M4) as input cell. Two current mirrors (transistors M5, M6 and M7, M9) allow the mixed loop to be dc biased by the current \( I_b \), the input cell present a high input impedance input port (Y) and a low impedance output port(X). This cell act as a voltage follower. The output Z that copies the current flowing through port X is realized in the conventional manner using two complementary mirror [4].

As shown in Fig. 4, current mirrors built up of M11,M12 & M15,M17 and M14,M16 & M10,M13 are cross coupling to generate negative current at Z. While in Fig. 5 generates both types of the output.
IV. ANALYSIS OF CCCII

Fig. 6, 7, and 8 show the transient and AC analysis of CCCII+, CCCII-, and DOCCCII respectively. AC analysis shows the range of frequency of operation and it indicates that current relationship is accurate up to 1GHz for all three CCCII circuits.

 transient analysis has been carried out with 100 MHz frequency sinusoidal input undistorted output. At frequencies higher than 100 MHz we may find phase shift in the output, so its actual range of frequency is around 100MHz.

DC analysis has also been done to find the linearity between input and output ports. So in this way all three CCCII+, CCCII-, DOCCCII verified the current relationship equation i.e. \( I_z = +I_x \), \( I_z = -I_x \) and \( I_z = \pm I_x \) respectively.

V. APPLICATION AS A UNIVERSAL FILTER

CCCIIs are widely used as basic active building blocks to realize various current-mode active filters. The universal filter is among the most popular analog filters as it can provide several standard functions like low pass, high pass, band pass, band reject and all pass.

In this section, a current mode universal filter has been implemented with single input and three different outputs for low, high and band pass filters. Implementation of Universal filter is shown in Fig.9 using only two DOCCCII and two capacitors, as the dual-output current conveyors is useful in the derivation of current-mode single input and three output filters using a reduced number of active components [8,9,10].

Previously, many realizations of current mode biquadratic filters using CCCIIs have been reported [10-17].

The analysis i.e. transfer function of the Universal filter can be summarized as follows,

\[
\frac{I_{HP}}{I_{in}} = \frac{(-s^2)}{s^2 + (R_{1}C_1 + 1/R_{1})R_{2}C_2C_1}
\]  

\[
\frac{I_{LP}}{I_{in}} = \frac{(-1/R_{1}R_{2}C_1C_2)}{s^2 + (R_{1}C_1 + 1/R_{1})R_{2}C_2C_1}
\]  

\[
\frac{I_{BP}}{I_{in}} = \frac{(s/R_{1}C_1)}{s^2 + (R_{1}C_1 + 1/R_{1})R_{2}C_2C_1}
\]  

Moreover, the band pass i.e. notch filter response can be obtained by connecting \( I_{HP} \) and \( I_{LP} \) together as follows.

\[
\frac{I_{BR}}{I_{in}} = \frac{(-s^2+1/R_{1}R_{2}C_1C_2)}{s^2 + (R_{1}C_1 + 1/R_{1})R_{2}C_2C_1}
\]

(10)

And similarly all pass filter transfer function can be implemented by connecting \( I_{HP} \), \( I_{LP} \) and \( I_{BP} \) together or \( I_{BR} \) and \( I_{HP} \) together as below.

\[
\frac{I_{AP}}{I_{in}} = \frac{(-s^2-s/R_{1}C_1C_2+1/R_{1}R_{2}C_1C_2)}{(s^2 + (R_{1}C_1 + 1/R_{1})R_{2}C_2C_1)}
\]  

(11)
The natural frequency $\omega_0$, the bandwidth $\frac{\omega_0}{Q}$ and the Quality factor are given as,

$$\omega_0 = \left( \frac{1}{R_{x1}R_{x2}C_1C_2} \right)^{1/2}$$

(12)

$$\frac{\omega_0}{Q} = \frac{1}{R_{x1}C_1}$$

(13)

$$Q = \left( \frac{R_{x1}C_1}{R_{x2}C_2} \right)^{1/2}$$

(14)

Equations above clearly indicates that $\frac{\omega_0}{Q}$ and $\omega_0$ can be adjusted by the bias currents of $I_{b1}$ and $I_{b2}$ of the respective DOCCCII. Transmission of Universal filter is given by

$$T(s) = \frac{(a_2s^2+a_1s+a_0)}{s^2+\frac{\omega_0^2}{Q^2}s+\omega_0^2}$$

(15)

and in our implementation $a_2$, $a_1$ and $a_0$ are $\frac{1}{R_{x2}C_2}$ and $\omega_0^2$ respectively. The following values of capacitors and bias currents have been used for the implementation of Universal filter.

$$C_1 = C_2 = 250\text{fF}$$

$I_{b1} = I_{b2} = 2\mu\text{A}$

Fig.10 and Fig.11 shows frequency responses for low, high & band pass filter and notch filter respectively. Fig.12 shows the tunability in band pass filter as its response in changing with the variation in bias currents. After simulation with Virtuoso (Cadence) using 65nm CMOS parameters, we get the following results.

<table>
<thead>
<tr>
<th></th>
<th>High Pass</th>
<th>Low Pass</th>
<th>Band Pass</th>
</tr>
</thead>
<tbody>
<tr>
<td>Band-width</td>
<td>31.9 MHz</td>
<td>49.46 MHz</td>
<td>45.27 MHz</td>
</tr>
<tr>
<td>Peak Freq.</td>
<td>65.46 MHz</td>
<td>25.12 MHz</td>
<td>42.85 MHz</td>
</tr>
</tbody>
</table>

We also find the Quality factor 0.95. All results are showing good response and resembles with the expected values.

VI. CONCLUSION

We presented a CMOS implementation of CCCII+, CCCII-, DOCCCII circuit in 65nm CMOS technology. The design, based on a ±0.5V DC supply and developed using Virtuoso Cadence tool, achieves good linearity, low power dissipation and high bandwidth in the device. As an application we have
simulated a current mode second order universal filter (Low Pass, High Pass, Band Pass, All Pass and Notch filters) using two DOCCCII and two capacitor showing a good agreement with expected results.

REFERENCES