A Continuous Time Sigma Delta Modulators Using CMOS Current Conveyors

E. Farshidi, N. Ahmadpoor

Abstract—In this paper, an alternative structure method for continuous time sigma delta modulator is presented. In this modulator for implementation of integrators in loop filter second generation current conveyors are employed. The modulator is designed in CMOS technology and features low power consumption (<2.8mW), low supply voltage (±1.65), wide dynamic range (>65db), and with 180khz bandwidth. Simulation results confirm that this design is suitable for data converters.

Keywords—Current Conveyor, continuous, sigma delta, MOS, modulator

I. INTRODUCTION

In recent years, continuous time (CT) sigma delta modulators have attracted increasingly due to low power consumption, low supply voltage, high sampling frequency and high bandwidth in comparison with similar discrete time sigma delta modulators [1-3]. Moreover, because of placing sampler inside loop filter, charge injection effect and nonlinear sampling switched on resistances are significantly suppressed. In addition, the continuous time loop filter attenuating out of band high frequency interferers before sampling act as an anti-alias filter. The CT sigma delta converters have found in such applications as wireless communications systems, signal processing, readsouts powerless biological signal, in micromachined consumer and professional audio, industrial weight scales and precision measurement devices. In this design, a new approach for CT sigma delta modulator, offered new implementation of the active integrator with current conveyor (CCII) is presented. The CCII circuit due to multiple reasons such as low complexity, high bandwidth, linearity and invariant by processes variation effects can be suitable choice for design integrators of the CT sigma delta modulators.

II. BASIC PRINCIPLE

Fig. 1 shows the block diagram of a general CT sigma-delta modulator, which consists of a loop filter H(s), non-return to zero (NRZ) D/A and a quantizer. In this modulator the analog input signal is modulated to a digital word sequence with a frequency spectrum in a narrow frequency range, while the quantization noise is shaped away from this frequency range. Using impulse invariant transformation for a second order low-pass loop filter of a sigma-delta modulator H(s), the following transfer function is achieved [4] as:

\[ H(s) = \frac{(1 + 1.5Ts)}{(Ts)^2} = \frac{1}{(Ts)^2} + \frac{1.5Ts}{(Ts)^2} \]  

where, T is the period of the sampling.

![Fig. 1 Block diagram of a CT sigma-delta modulator](image)

III. CIRCUIT DESIGN

A. Current Conveyor

The second generation current conveyor (CCII) is a current mode analog building block which can substitute operational amplifiers in some applications [5,6]. A recent target for CCII is the design of low voltage and low power CCII structures [7], in particular for The CCII can be used for varying the range of analog filters, differentiators, integrators, admittance or inductance simulator and oscillators. Fig. 2 shows symbol diagram of a CCII. A CCII has three ports, conventionally referred to as X, Y and Z. Ideally, if a voltage is applied to node Y, the CCII will produce an equal voltage at node X. Also, the current flowing into the node X is copied into the node Z. The function of a CCII± can be described by following equation:

\[
\begin{bmatrix}
I_y \\
V_x \\
I_z
\end{bmatrix} =
\begin{bmatrix}
0 & 0 & 0 \\
1 & 0 & 0 \\
1 & \pm 1 & 0
\end{bmatrix}
\begin{bmatrix}
V_x \\
I_x \\
V_z
\end{bmatrix}
\]  

E. Farshidi is with the department of Electrical Engineering, Shahid Chamran University of Ahvaz, Ahvaz, Iran (e-mail: farshidi@scu.ac.ir).

N. Ahmadpoor is master student in the department of Electrical Engineering, Shahid Chamran University of Ahvaz, Ahvaz, Iran (e-mail: nima_ahmadpoor_82@yahoo.com).
Difference between CCII+ and CCII– is the direction of the current of Z terminal. Fig. 1 shows the circuit symbol of CCII, where Y is voltage input with high input impedance, X is voltage trace terminal, Z is no inverting current output terminal, -Z is inverting current output terminals.

Fig. 2 Symbol diagram of the employed CCII

Fig. 3 shows circuit diagram of the employed CCII that is modified version of the circuit reported in [8]. In this figure, transistors M6 and M9 forms n-type differential pair of amplifier. Transistors M4 and M5 are the current mirror and the load and transistor M14 is current tail of amplifier. In complementary transistors M7 and M8 employed for p-type differential pair of amplifier and transistors M12 and M13 are the current mirror and the load and transistor M1 is current tail of amplifier. Also, transistors M2, M3, M10, M11, M15 and M16 are used for current mirroring of port X.

Fig. 3 Circuit diagram of the employed CCII

B. Integrator

Fig. 4 shows single ended block diagram of a second order loop filter based on (1), the maison s rule prove this transfer function and design purposed with unit factor feedback loop[4]. To design of the loop filter many proposals such as transconductance and capacitance (gm-C), hybrid active-passive loop filter and switch current is presented [9,10]. In this work, an alternative loop filter based on current conveyors is employed for sigma delta modulators. To this end, for circuit design of each integrator of the loop filter a

Fig. 4: Block diagram of a second order loop filter

C. Quantizer

Fig. 6 shows circuit diagram of the applied quantizer. The quantizer consists of a one bit comparator, followed by a D-latch [11]. Two differential amplifiers with diode loads by transistors M1-M10 are used as pre-amplifier and front-end of comparator. Also cross coupled amplifier as a track-and-latch (by transistors M11-M16) is employed for back-end of clocked regenerative comparator. Fig. 7 shows circuit diagram of D flip-flap that composed by two back-to-back not gate (transistors M1-M4) for memory cell and another not gate for voltage compatibility of the output (transistors M5, M6).

Fig. 6 Circuit diagram of the applied quantizer
Fig. 7 Circuit diagram of D flip-flap

**D.DAC**

Fig. 8 shows the 1 bit D/A converter that employs two voltage sources and two switches, whose voltages are directed via switches that are controlled by the output of the quantizer. When the switch \( q \) turns on, the positive reference voltage connects to the output node and when switch \( q \) turns off, the negative reference voltage connects to the output node.

![Fig. 8 Circuit diagram of the 1bit D/A converter](image)

**IV. SIMULATION RESULTS**

The proposed second order sigma-delta modulator circuit was simulated by HSPICE in 0.18µm CMOS TSMC technology. \( R=2.5k, C=20pf, V_{dd}=1.65V, V_{ss}=-1.65V \) and \( V_{ref}=±1V \) was chosen. Aspect ratios of the NMOS and PMOS of the loop filter were \( 1µ/0.18u, 4µ/0.18µ, \) respectively and the aspect ratios of the NMOS and PMOS of the quantizer was \( .3µ/0.18u, .6µ/0.18u \) respectively. A sinusoidal current input with amplitude of 0.45Vref and frequency of 40KHz was applied for input of modulator. The sampling frequency was set 20MHz the oversampling ratio (OSR), is 64. The output data of the modulator were collected, and then FFT with hanning window was used to evaluate SNR and power spectral density (PSD). Fig. 9 shows the power spectrum of the modulator and Fig. 10 shows Signal-to-Noise vs. input amplitude, which shows that the maximum SNR (including distortion) is 55dB, therefore the bit resolution of proposed modulator is 9bit. Simulation results showed the power consumption of less than 2.8mW. The characteristics of the modulator are summarized in Table I.

**V. CONCLUSION**

A new low voltage fully differential sigma-delta modulator based on current conveyors is presented. The circuit employs MOS transistors that operate in saturation region. Simulation results of a modulator show that the technique is promising and can be used in low voltage data.

![Fig. 9 Power spectrum of the modulator](image)

![Fig. 10 Signal-to-Noise vs. input amplitude of the modulator](image)

**TABLE I**

<table>
<thead>
<tr>
<th>CIRCUIT CHARACTERISTICS</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage</td>
<td>±1.65</td>
</tr>
<tr>
<td>Power consumption</td>
<td>2.8mW</td>
</tr>
<tr>
<td>technology</td>
<td>0.18µ CMOS</td>
</tr>
<tr>
<td>Dynamic range</td>
<td>65db</td>
</tr>
<tr>
<td>Sampling frequency</td>
<td>20MHz</td>
</tr>
<tr>
<td>Oversampling ratio</td>
<td>64</td>
</tr>
<tr>
<td>Order of loop filter</td>
<td>2</td>
</tr>
<tr>
<td>Bit resolution</td>
<td>9bit</td>
</tr>
</tbody>
</table>

**REFERENCES**


