Harmonic Reduction In Three-Phase Parallel Connected Inverter

M.A.A. Younis, N. A. Rahim, and S. Mekhilef
Dept. of Electrical Engineering, University of Malaya, Kuala Lumpur, Malaysia.

Abstract—This paper presents the design and analysis of a parallel connected inverter configuration of. The configuration consists of parallel connected three-phase dc/ac inverter. Series resistors added to the inverter output to maintain same current in each inverter of the two parallel inverters, and to reduce the circulating current in the parallel inverters to the minimum. High frequency third harmonic injection PWM (THIPWM) employed to reduce the total harmonic distortion and to make maximum use of the voltage source. DSP was used to generate the THIPWM and the control algorithm for the converter. Selected experimental results have been shown to validate the proposed system.

Keywords: Three-phase inverter, Third harmonic injection PWM, inverters parallel connection.

I. INTRODUCTION

Improvements in fast switching power devices have led to an increased interest in voltage source inverters (VSI) with pulse width modulation control (PWM). Control methods which generate the necessary PWM patterns could be classified as voltage controlled and current controlled PWM.

With PWM control technologies, ac side of the three-phase inverter has the abilities of controllable power factor, sinusoidal output currents and bi-directional power transfer [1] [2]. The third harmonic injection method to control the power factor of the inverter output current used for three-phase inverter. However, it is very difficult to generate the right third harmonic amplitude [3] [4]. In hysteresis control the switching frequency varies significantly according to the power level and the dc link [5] [6].

II. THREE PHASE INVERTER

A standard three-phase inverter is shown in Figure 1 consisting of six controlled switches such as IGBT. In this converter, the line currents can be shaped to be sinusoidal at a unity power factor, as well as the output ac voltage can be regulated at a desired value. The inverter is connected to the load through three LC filters. THIPWM employed to make full use of the DC bus voltage with minimum harmonic distortion in the output voltage and current.

The modulating signal is generated by injecting the third harmonic component to the 50 Hz fundamental component as given in the following equations.

\[
V_{ra} = 1.15 \sin \omega t + 0.19 \sin 3\omega t
\]

\[
V_{rb} = 1.15 \sin \left( \omega t - \frac{2\pi}{3} \right) + 0.19 \sin 3\omega t
\]

\[
V_{rc} = 1.15 \sin \left( \omega t - \frac{4\pi}{3} \right) + 0.19 \sin 3\omega t
\]

Using the modulator given will maintain the peak voltage equal to the dc voltage.

The SIMULINK Embedded Target for the TI C2000 blocks used to construct system models and real-time control algorithm which is used from the SIMULINK library. Target for TI C2000 used along with Link for Code Composer Studio to automate code generation, execution, and communication with TI evaluation boards by inserting blocks for optimized functions, together with the appropriate board peripherals, into the model [8]. Three ePWM blocks used to obtain three-phase THIPWM for the three-phase inverter. Each ePWM block generate switching signal for one leg of the inverter as shown in Figure 2.

The modulating signal data generated using equation 1, 2 and 3 and saved in lookup table. The carrier is provided by the ePWM block by applying suitable PWM setting. The carrier frequency is calculated from the following equations when the counter setting is up/down.
Modulating signal \( (V_m) \)
Carrier (\( A_c \)) Offset signal

Figure 2: Generation of THIPWM

\[
TPWM = 2(TBPRD \times TTCLK)
\]
\[
FPWM = \frac{1}{TPWM}
\]
\[
TTCLK = \frac{SYSCLKOUT}{HSCLKDIV \times CLKDIV}
\]

Where TPWM is the PWM interval, TBRD is the value saved in TBPRD register, TTCLK is the time of one clock cycle, and FPWM is the carrier frequency. The clock frequency is calculated using equation 4 where SYSCLKOUT is the synchronous clock frequency which 100MHz, HSCLKDIV is High Speed Time-base Clock Prescale Bits which to be selected as one of the following values (1, 2, 4, 6, 8, 10, 12, or 14). CLKDIV is Time base Clock Prescale Bits which to be selected as one of the following values (2, 2, 4, 16, 32, 64, or 128). The PWM cycle (TPWM) shown in Figure 3.

III. PARALLEL CONNECTION

In parallel operation, two or more inverters are tied together to share the load. In this paper, a system of two units will be discussed for convenience. Figure 4 shows two inverters which are directly connected at input and output ends. The parallel connection done for the two bridges such that the dc side filters and the ac side filter are common for the two parallel inverters. Inverters with different ratings some times encountered to increase the power capability of the system, it is desirable to share the currents according to the rated power of each module. If the bridges inverter used non-identical IGBT’s, current sharing and circulating current are to be considered.

To study the current sharing and circulating current one mode of operation is to be considered. Figure 5 shows the mode of operation when the current \( I_{DA+} \) flowing through Q1A and Q1B, however the current \( I_{DA-} \) flowing back to the source through Q6A and Q6b. The Figure shows the current sharing between Q1A and Q1B with two series resistors included.

To prevent a short circuit in the dc link of IGBT voltage source PWM converters, the dead time period during which both the upper and lower IGBT’s of the inverter phase leg are off, need to be inserted in switching signals. The dead time can cause waveform distortion and the fundamental voltage loss of the converter. To create dead time for the switches on the same leg the dead band (DB) module is used. The DB module supports independent values for rising edge (RED) and falling edge (FED) delays. The amount of delay is programmed using the dead band rising edge (DBRED) and dead band falling edge (DBFED) memory-mapped registers. These are 10-bit registers and their value represents the number of TBCLK periods a signal edge is delayed by. The formulas to calculate FED and RED respectively are as follow [8]:

\[
FED = DBFED \times TTCLK
\]
\[
RED = DBRED \times TTCLK
\]
legs and the common point as shown in Figure 8. R1 box consists of three resistors R11, R12, and R13. Similarly R2 consists of R21, R22, and R23. Including the resistances R11A and R11B as shown in Figure 8 must satisfy the following condition:

\[ V_{CE1A} + I_{da} \cdot R_{11A} = V_{CE1B} + I_{db} \cdot R_{11B} \quad (9) \]

let.

\[ I_{da} = I_{db} = \frac{I_D}{2} \quad (10) \]

\[ \frac{I_D}{2} (R_{11A} - R_{11B}) = V_{CE1B} - V_{CE1A} \quad (11) \]

or

\[ R_{11A} = \frac{2(V_{CE1B} - V_{CE1A})}{I_D} + R_{11B} \quad (12) \]

To select the right value of R1 and R2 each of them suppose to be much smaller than the load resistance. The circuit will experience similar current sharing in all the modes of operation as a result the circulating current will be small.

IV. MODE OF OPERATION

The proposed configuration can be discussed in six modes of operation as shown in Table 4.1 considering the three-phase waveform shown in Figure 6. The modes of operation are discussed below:

Mode 1
Phase a and phase c are in a positive cycle whereas phase b is in negative cycle. The DC voltage \( V_{DC} \) applied to the inverter output through six switches \( Q_{1A}, Q_{1B}, Q_{4A}, Q_{4B}, Q_{5A}, \) and \( Q_{5B} \) as shown in Figure 7.

Mode 2
Phase a is in a positive cycle whereas phase b and phase c are in the negative cycle. The DC voltage \( V_{DC} \) applied to the inverter output through six switches \( Q_{1A}, Q_{1B}, Q_{4A}, Q_{4B}, Q_{6A}, \) and \( Q_{6B} \) as shown in Figure 8.

Mode 3
Phase a and phase b are in a positive cycle whereas phase c is in negative cycle. The DC voltage \( V_{DC} \) applied to the inverter output through six switches \( Q_{1A}, Q_{1B}, Q_{3A}, Q_{3B}, Q_{5A}, \) and \( Q_{5B} \) as shown in Figure 9.

Mode 4
Phase a and phase c are in a negative cycle whereas phase b is in positive cycle. The DC voltage \( V_{DC} \) applied to the inverter output through six switches \( Q_{3A}, Q_{3B}, Q_{2A}, Q_{2B}, Q_{6A}, \) and \( Q_{6B} \) as shown in Figure 10.

Mode 5
Phase a is negative in a cycle whereas phase b and phase c are in positive cycle. The DC voltage \( V_{DC} \) applied to the inverter output through six switches \( Q_{3A}, Q_{3B}, Q_{2A}, Q_{2B}, Q_{5A}, \) and \( Q_{5B} \) as shown in Figure 11.

Mode 6
Phase a and phase b are in a negative cycle whereas phase c is in positive cycle. The DC voltage \( V_{DC} \) applied to the inverter output through six switches \( Q_{5A}, Q_{5B}, Q_{2A}, Q_{2B}, Q_{4A}, \) and \( Q_{4B} \) as shown in Figure 12.

![Figure 7: The current path during Mode 1](image)

![Figure 8: The current path during Mode 2](image)
V. EFFICIENCY OF PARALLEL CONNECTED INVERTER

The power dissipation ($P_D$) and the efficiency ($\eta$) in the three-phase inverter can be calculated as follows:

\[ P_D = P_{DC} - P_{AC} \]  
\[ \eta = \frac{P_{AC}}{P_{DC}} \]

Where $P_D$ is the power dissipation of the inverter, $P_{DC}$ is the DC source power, and $P_{AC}$ is the inverter output power. Assuming ripple free current on the DC source, and unity power factor on the AC side the input power and the output power are calculated as:

\[ P_{DC} = I_{DC} \times V_{DC} \]  
\[ P_{AC,3\phi} = 3I_{ph} \times V_{ph} \]

The inverter power is mainly dissipated by the IGBTs. The parallel connection improves the switch power dissipation which improves the inverter efficiency.

VI. RESULT AND DISCUSSION

A parallel connected inverter system was designed and implemented to verify the above discussion. The parameters of the system are as follow.

IGBT for inverter a is SSG60N60 with $V_{CE(ON)}=1.75\text{V}$.
IGBT for inverter b is IRGP50B60PD1 with $V_{CE(ON)}=2\text{V}$.
LC at inverter output side $L = 5 \text{ mH} \quad C = 10 \mu\text{F}$
Carrier frequency $= 4.5 \text{ kHz}$

Figure 13 shows the THIPWM for the three-phase inverter. And the line voltage before filter is shown in Figure 14. Figure 15 shows the frequency spectrum of the line voltage which shows the fundamental frequency components and the carrier frequency components. The connection of two parallel inverters with different IGBTs ratings and without the resistor connection produces unbalance currents at the output of each inverter side as shown in Figure 16. Figure 17 shows the balance currents after resistor connection. Figure 18 shows the phase voltage and phase current on the load side. The THD for the voltage and current are shown in Figure 19 and Figure 20 respectively.
Figure 14: The line voltage before connecting the filter (100V/div, 5ms/div)

Figure 15: Frequency spectrum of the line voltage (10dB/div, 1kHz/div)

Figure 16: Current at each inverter output without resistor connection. (2a/div, 5ms/div)

Figure 17: Current at each inverter output with resistor connection. (2a/div, 5ms/div)

Figure 18: Phase voltage and phase current on the load side (50V/div, 5A/div, 5ms/div)

Figure 19: Harmonic spectrum of the phase voltage
With the connection of two inverters in parallel the total harmonic distortion (THD) on the output voltage and current is less than single inverter. Table 2 shows the harmonic distortion in each case using the phase voltage and phase current.

Table 2: Comparison between Parallel Inverters and Single Inverter in Input and Output Power, Current THD and Voltage THD.

<table>
<thead>
<tr>
<th>Inverter</th>
<th>Input power (W)</th>
<th>Output power (W)</th>
<th>η</th>
<th>Current THD</th>
<th>Voltage THD</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single</td>
<td>930</td>
<td>909</td>
<td>97.7%</td>
<td>1.42%</td>
<td>1.43%</td>
</tr>
<tr>
<td>Double</td>
<td>945</td>
<td>930</td>
<td>98.4%</td>
<td>1.36%</td>
<td>1.28%</td>
</tr>
</tbody>
</table>

VII. CONCLUSION

This paper presents a Parallel connected three-phase inverter. The improvement of parallel connection over single inverter is clearly shown. By comparing the THD and efficiency in single unit and parallel connected unit the THD improve and the efficiency as well. The THD reduced to be less than 1.5% for the current and the voltage. The power capability of the inverter system will be higher by connecting the inverters in parallel. The two inverters are sharing the same current value which reduces the circulating current to minimum.

REFERENCES


[8] SIMULINK help

Mr. Mahmoud A. A. Younis was born in Gaza, Palestine. He received the B.Sc. degree from IIT, Bangladesh in 1997, and the M.Sc. degree from UM Malaysia, in 2001. Currently he is a lecturer in the Department of Electrical Engineering, university industry selangor (UNISEL) , Malaysia, and he is doing PHD in the Department of Electrical Engineering, UM, Malaysia . Mr. Mahmoud is active in Power Electronics research Group in UM and His research interest including, Power Electronics, Industrial Electronics and Fuel cell system

Prof. Dr. Nasrudin Abd Rahim received the B.Sc(Hons) in Electrical and Electronics Engineering and M.Sc (Electrical Power Engineering) degrees from University of Strathclyde, U.K in 1985 and 1988 respectively. He received the Ph.D from Heriot-Watt University, U.K in 1995. He is currently a Professor in the Department of Electrical Engineering, University of Malaya and headed the Center for Research Power Electronics & Drives, Automation and Control. He has conducted research and advanced development of power converters for the three-phase flyback voltage isolation, ac and dc motor drives, active power filter design, utility interactive photovoltaics, battery charger and energy efficiency application. He is the author of more than 100 publications concerning power electronics and motor drives. He is a qualified Chartered Engineer and a co-author of The Institutions of Electrical Engineers (U.K). He is also a member of the Institute of Electrical and Electronics Engineers IEEE. He is research interests include power conversion techniques, high power PWM converters, modeling and control of power converters, energy efficiency and electrical drives control. 

Associated Prof. Dr. Saad Mekhilef received the B.Eng degree in Electrical Engineering from University of Setif in 1994, and Master of Engineering science and PhD from University of Malaya 1998 and 2003 respectively. He is currently a lecturer at Department of Electrical Engineering; University of Malaya. Dr. Saad is the author and co-author of more than 60 publications in international journal and proceedings. He is actively involved in industrial consultancy, for major corporations in the power electronics projects. His research interests include industrial electronics, power conversion techniques, control of power converters, renewable energy and energy efficiency.