Abstract—A active inductor in CMOS technologoy with a supply voltage of 1.8V is presented. The value of the inductance \( L \) can be in the range from 0.12nH to 0.25nH in high frequency (HF). The proposed active inductor is designed in TSMC 0.18-um CMOS technology. The power dissipation of this inductor can retain constant at all operating frequency bands and consume around 20mW from 1.8V power supply. Inductors designed by integrated circuit occupy much smaller area, for this reason, attracted researchers attention for more than decade. In this design we used Advanced Designed System (ADS) for simulating circuit.

Keywords—CMOS active inductor, 0.18um CMOS technology, ADS

I. INTRODUCTION

CMOS active inductors have found increasing applications in areas where an inductive characteristic is required. These applications include LC oscillators, RF bandpass filters, RF phase shifters, RF power dividers and ultra wideband low noise amplifiers [1]. Although the performance of monolithic integrated inductors in CMOS process has enjoyed a great progress, the large space occupied by the spiral inductors and the conductive substrate, has made passive inductors an improbable option to be employed in designing high-frequency circuit in which the use of multiple inductors is requisite[2]. An active inductor typically occupies 1-5% of the silicon area of a passive inductor. Some disadvantages of using active inductors, compared to spiral inductors that limit their use in RFIC and MMIC designs, are higher noise, nonlinear behavior, power dissipation, sensitivity to process, and voltage and temperature variations [3]. The active inductor presented here provides high value, least area occupation, insensitive to temperature and low power consumption.

II. ACTIVE INDUCTOR CIRCUITS

Researchers have introduced different kinds of circuits for active inductors. Some of these circuits are shown in Fig. 1, Fig. 2 and Fig. 3 [4],[5],[6]. The value of small-signal equivalent elements are obtained with equations (1) to (7).

For figure one:
\[ C_1 = C_{gm1} \]  
(1)

\[ R_1 = \frac{1}{g_{o2}} \approx \frac{1}{g_{m1}} = \frac{1}{g_{m1}} \]
\[ R_2 = \frac{g_{o1}}{g_{m1}.g_{m2}} \]
\[ L_1 = \frac{C_{gs2} + C_{gd2} + C_{gd1}}{g_{m1}.g_{m2}} \]
For figure two:
\[
R_2 = \frac{1}{g_{ds3} + g_{m4}} = \frac{1}{g_{m4}}
\]
\[
L = \frac{C_{gs3}}{g_{m4}g_{m3}}
\]

For figure three (a):
\[
Z_{in} = \frac{SC}{g_{mp}g_{mn}}
\]

### III. ACTIVE INDUCTOR SPECIFICATION

From among these active inductor circuits, figure one is selected and illustrated. The active inductor in Fig.1, as compared to other topologies, could use biasing current more proficiently. Because of using shunt feedback at the input node, the impedance is low where frequency is low. When the frequency is high enough, the gate-source capacitance will result in the drop of the feedback loop gain, the input impedance will raise with frequency. Simple structure and low noise are the most important advantages of this circuit. The active inductor in Fig.1 can work better in high frequency as compared to Fig.2 [7]. Figure 4 shows the complete circuit of inductor that simulated.

Table I is presented transistors dimensions which utilized in active inductor circuit (Fig.4).

<table>
<thead>
<tr>
<th></th>
<th>L</th>
<th>W</th>
<th>AD</th>
<th>AS</th>
<th>PD</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1-M2</td>
<td>0.18</td>
<td>250</td>
<td>120</td>
<td>120</td>
<td>501</td>
</tr>
<tr>
<td>M3-M4</td>
<td>0.25</td>
<td>600</td>
<td>288</td>
<td>288</td>
<td>1201</td>
</tr>
</tbody>
</table>

AD: drain diffusion area
AS: source diffusion area
PD: Perimeter of the drain junction

\[
L_s = \frac{W \times L_s}{2L + 2W}
\]

\[
L_s = 0.48\mu m \text{ for } 0.18\mu m \text{ CMOS process.}
\]

### IV. SIMULATION RESULTS

Table II shows the important parameters of transistors which related to bias. These parameters determine the value of inductor (L) as we mention above.

<table>
<thead>
<tr>
<th>Transistors Parameters</th>
<th>gm (mV)</th>
<th>Vgs (mV)</th>
<th>Vds (mV)</th>
<th>I_in (mA)</th>
<th>Vds,sat (mV)</th>
<th>Vth,region (mV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1</td>
<td>80</td>
<td>667</td>
<td>367</td>
<td>10</td>
<td>130</td>
<td>503 sat</td>
</tr>
<tr>
<td>M2</td>
<td>57</td>
<td>600</td>
<td>232</td>
<td>5.3</td>
<td>104</td>
<td>495 sat</td>
</tr>
<tr>
<td>M3</td>
<td>20</td>
<td>462</td>
<td>462</td>
<td>1</td>
<td>57</td>
<td>499 sat</td>
</tr>
<tr>
<td>M4</td>
<td>20</td>
<td>437</td>
<td>437</td>
<td>1</td>
<td>57</td>
<td>473 sat</td>
</tr>
</tbody>
</table>

The numbers in Table II, have obtained from ADS report. Figure 5 shows the imaginary part of input impedance (imag(Zin)). The frequency range of simulation is included 1GHz to 6 GHz.

![Graph](image-url)

**Fig. 5** Imaginary part of input impedance (imag(Zin)).

Input impedance smith chart is shown in Fig.6. Figure 7 represents the real part of input impedance (real(Zin)) which is
related to dissipation resistance (R2 in Fig.1). S11 parameter is displayed in Fig. 8.

\[ \text{gm1, gm2} \propto \sqrt{\text{Id1, Id2}} \]

According to equation (4) and (10):

\[ L \propto \frac{1}{\text{gm1, gm2}} \]

Figure 9 displays the effect of temperature on drain source currents (Temperature VS \(1/\sqrt{\text{Id1, Id2}}\)). This figure represents that temperature changing won’t effect on inductor value \(L\).

Inductor value \(L\) which obtained from equation (14) is displayed in Fig.10.

\[ \text{imag}(Zin) = \frac{2\pi}{\text{freq}} \propto \frac{1}{\text{L}} \]

\[ \text{freq} (1.000\text{GHz to 6.000GHz}) \]

Active inductance layout shows in figure 11. Using Cadence software and 0.18um CMOS technology to produce this layout. The least area consumption are utilized.

V. CONCLUSION

A 0.18 um CMOS active inductor with 0.12nH to 0.25nH value in high frequency was presented. The design has the capability of independent inductance value in different temperature. It consumes less than 20mW power form 1.8V power supply. The active inductor simulated in this paper had less than 8Ω loss resistance as Fig.7 showed. We used TSMC RF 0.18 um CMOS technology in simulating.
ACKNOWLEDGMENT

The authors thank M.Jafari panah and H.G Darvish for their help.

REFERENCES


Siavash Heydarzadeh was born in Tehran, Iran in 1988. He received B.S degree in electronic engineering from Tafresh university, Tafresh, Iran in 2011. M.S university student in Science and research branch, Islamic Azad university, Tehran, Iran. He has several papers in the field of Electronic. His principle research interests include amplifier, active inductance, active filter, RF application. S. Heydarzadeh is a member of Young researchers club, Science and research branch, Islamic Azad university, Tehran, Iran. Siavash.136725@yahoo.com, S.Heydarzadeh@srbiau.ac.ir.