A Current-mode Continuous-time Sigma-delta Modulator based on Translinear Loop Principle

P. Jelodarian, E. Farshidi

Abstract—In this paper, a new approach for design of a fully differential second order current mode continuous-time sigma-delta modulator is presented. For circuit implementation, square root domain (SRD) translinear loop based on floating-gate MOS transistors that operate in saturation region is employed. The modulator features, low supply voltage, low power consumption (8mW) and high dynamic range (55dB). Simulation results confirm that this design is suitable for data converters.

Keywords—Sigma-delta, current-mode, translinear loop, geometric mean, squarer/divider.

I. INTRODUCTION

The increased use of CMOS integrated circuit in digital signal processing has led to the request for methods of analog-to-digital and digital-to-analog conversion that can be implemented in standard CMOS technologies. The oversampled techniques of the sigma delta conversion are in interest since they allow high-resolution without an increase in the matching requirements of the converter components [1,2]. The converters have found in such applications as communications systems, signal processing, wireless systems, consumer and professional audio, industrial weight scales and precision measurement devices. The features of sigma-delta converters are that they are not only the lower cost conversion methods, but also provide both flexibility and high dynamic range in converting low bandwidth input signals. The noise-shaping performance of loop filter distributes the quantization error or noise such that it is very low in the band interest. Therefore, noise shaping achieves relatively high signal-to-noise (SNR) with a simple quantizer.

In recent years, continuous-time (CT) sigma-delta modulators have attracted increasingly because they can work in low power consumption and low voltage operation [1-6]. Moreover, because of placing sampler inside loop filter, charge injection effect and nonlinear sampling switched on resistances are significantly suppressed. In addition, the continuous time loop filter attenuating out of band high frequency interferers before sampling act as an anti-alias filter.

In this work, we present a CT sigma delta modulator based on SRD loop filters. Integrators of loop filter are implemented using current-mode using squarer/divider and geometric mean units [7] as basic building blocks, which they work in low voltage/low power. The basic units are designed employing FG-MOS transistors with sources connected to the substrate to construct the electronically translinear loop circuit of SRD Integrator. So, the proposed filter is immune to the body effect and with very low voltage with minimum of one $V_{gs}$ plus one $V_{ds}$.

The rest of paper is organized as follows. Section II reviews theoretical operation of the proposed sigma-delta modulator. In section III detailed circuits implementation is presented. Simulation results of designed sigma-delta modulator are described in section IV. Finally, conclusion is provided in section V.

II. THEORETICAL OPERATION

Fig. 1 shows a general block diagram of a CT sigma-delta modulator. Using impulse invariant transformation for a second order low-pass loop filter of a sigma-delta modulator $H(s)$, the following transfer function is achieved [8] as:

\[ H(s) = \frac{(1+1.5Ts)}{(Ts)^2} \]  

(1)

where, $T$ is the period of the sampling.

![Block diagram of a CT sigma-delta modulator](image)

To design of the loop filter many proposals such as transconductance and capacitance (gm-C), hybrid active-passive loop filter and switch current is presented [1,5,6,8]. In this work SRD loop filter based on translinear loop is employed. Fig. 2 shows single ended block diagram of a loop filter based on (1). To this end, state-space equations of transfer function (1) will be expressed as:

\[
\begin{align*}
T I_1 &= I_{in} \\
T I_{out} &= 1.5I_{in} + I_1
\end{align*}
\]  

(2)

P. Jelodarian is Master student in the department of Electrical Engineering, Shahid Chamran University of Ahvaz, Ahvaz, Iran.
E. Farshidi is with the department of Electrical Engineering, Shahid Chamran University of Ahvaz, Ahvaz, Iran (e-mail: farshidi@scu.ac.ir).
where $I_i$ is internal state space variable and $I_{in}$ and $I_{out}$ are the input and output signals.

$$I_{out} = \frac{\beta}{2} (V_{cap} - V_{in})^2$$  \hspace{1cm} (3)

where $\beta = \mu C_0 W/L$ is the transconductance parameter of transistor, $\mu$ is the electron mobility, $C_0$ is the gate oxide capacitance and $W/L$ is the aspect ratio of transistor. By taking derivation of (3) it is obtained:

$$i_{out} = \sqrt{2} \beta i_{out} V_{cap}$$  \hspace{1cm} (4)

Substituting (4) in (2) and then multiplying $C$ in both sides of all equations, it results:

$$\begin{cases} C_1 \dot{V}_1 = \frac{C_0}{\sqrt{2} \beta T} \frac{I_{in}}{I_1} \\ C_2 \dot{V}_2 = \frac{C_0}{\sqrt{2} \beta T} \left( \frac{1.5 I_{in}}{I_{out}} + \frac{I_1}{I_{out}} \right) \end{cases}$$  \hspace{1cm} (5)

Fig. 4 shows, block diagram of the single ended implementation of above equations. From this figure it can be seen that essential part of the circuit is geometric-mean function (and also, squarer/divider function which is inverse function of geometric-mean).

III. CIRCUIT DESIGN

A. Loop filter

In order to design current mode SRD loop filter a nonlinear transform will be performed. In this work, the quadratic behavior of MOS transistor, which operates in strong inversion mode, is used. To design, we start with the analysis of the circuit shown in Fig. 3. Assuming that the M1 work in saturation mode, relationship between output current $I_{out}$ and capacitor voltage $V_{cap}$ can be expressed as:

$$I_{out} = \frac{\beta}{2} (V_{cap} - V_{th})^2$$  \hspace{1cm} (3)

where $\beta = \mu C_0 (W/L)$ is the transconductance parameter of transistor, $\mu$ is the electron mobility, $C_0$ is the gate oxide capacitance and $W/L$ is the aspect ratio of transistor. By taking derivation of (3) it is obtained:

$$i_{out} = \sqrt{2} \beta i_{out} V_{cap}$$  \hspace{1cm} (4)

Substituting (4) in (2) and then multiplying $C$ in both sides of all equations, it results:

$$\begin{cases} C_1 \dot{V}_1 = \frac{C_0}{\sqrt{2} \beta T} \frac{I_{in}}{I_1} \\ C_2 \dot{V}_2 = \frac{C_0}{\sqrt{2} \beta T} \left( \frac{1.5 I_{in}}{I_{out}} + \frac{I_1}{I_{out}} \right) \end{cases}$$  \hspace{1cm} (5)

Fig. 4 shows, block diagram of the single ended implementation of above equations. From this figure it can be seen that essential part of the circuit is geometric-mean function (and also, squarer/divider function which is inverse function of geometric-mean).
\[
\begin{align*}
I_1 &= \frac{\beta}{4} (V_1 - V_{\text{in}})^2 \\
I_2 &= \frac{\beta}{4} (V_2 - V_{\text{in}})^2 \\
I_3 &= \beta (\frac{1}{2} V_1 + \frac{1}{2} V_2 - V_{\text{in}})^2
\end{align*}
\]  

Combination of I-V relationships of transistors is obtained as:
\[
\sqrt{I_3} = \sqrt{I_1} + \sqrt{I_2}
\]

Squaring both side of equation (8) it results:
\[
I_3 = I_1 + I_2 + 2\sqrt{I_1I_2}
\]  

Therefore, for certain current injections of transistor $M_3$, equation (9) will be converted to:
\[
I_1 = \sqrt{I_1I_2}
\]

Therefore, geometric-mean circuit is obtained by taking $I_1$ and $I_2$ as input currents and $I_3$ as the output current, which is shown in Fig. 7 [7].

![Fig. 7 Current mode geometric mean circuit](image)

From Fig. 7 the sources and the body of the transistors are connected to the ground so the body effect is completely eliminated. The minimum supply voltage needed to properly bias the circuit is one $V_{dd}$ plus one $V_{gs}$, so this circuit is suitable for low voltage application. In addition, comparing with previously reported circuits, complexity of the circuit is decreased.

The squarer/divider is obtained after few modifications on Fig. 7 by taking $I_1$ and $I_2$ as input currents and $I_3$ as the output current.

As Fig. 4 shows, the capacitors of the filter cannot be discharged without using CMFB circuits [7]. In this proposal differential pair is used, in which each capacitor of each half circuit is discharged by using of the counterpart state variable in the other half circuit [7]:

### B. Current mode comparator and DAC

The circuit of a one bit comparator plus one bit DAC, which is a part of the modulator, is shown in Fig. 8. This comparator uses a buffer at the front stage [9]. An inverter provides a positive feedback, that results fast response and low input resistance. The input current comparator $I_{in}$ is actually the difference between input current and feedback current (which is the same reference current). The circuit works in two modes. When input current $I_{in}$ is positive, node $V_f$ is pulled high and inverter amplifies $V_{ref}$ and $V_2$ goes low. $V_f$ has low impedance because $M_1$ is on and $M_2$ is off. When input current $I_{in}$ is negative, node $V_f$ is pulled low, resulting low voltage for $V_2$. In later case similarly, $V_f$ has low impedance because $M_1$ is off and $M_2$ is on. At the back stage of circuit a one bit DAC is used, which implemented with two switches and one current source that current directed via switches that are controlled by the output of the comparator.

![Fig. 8 Proposed comparator plus one bit DAC](image)

### IV. SIMULATION RESULTS

A second order sigma delta modulator based on the block diagram of Figs. 1, 2 and the proposed translinear loop of Fig. 4 was designed. The circuit was simulated with TSMC 0.18um CMOS technology ($V_{dd}$=+0.45V and $V_{thp}$=-0.56V), with $V_{dd}$=1.8V, capacitors $C_1$=1nF, $C_i=C_2=0.75\mu F$, $I_{in}=4\mu A$, DAC-$I_{ref}=20\mu A$ and $V_{ref}=0.85V$ were employed. The aspect ratios of the NMOS and PMOS transistors for the loop filter were 30µm/5µm and 40µm/5µm, respectively. For the FG-MOS transistor, it was 60µm/5µm. For the quantizer and DAC, the aspect ratios of the NMOS and PMOS transistors were 0.3µm/0.18µm and 0.36µm/0.18µm, respectively. A sinusoidal current input with amplitude of 20µA and frequency of 1KHz was applied for input of modulator. The sampling frequency was set 1 MHz the oversampling ratio (OSR), is 64. The output data of the modulator were collected, and then FFT with hanning window was used to evaluate SNR and power spectral density (PSD). Fig. 9 shows the power spectrum of the modulator. Fig. 10 shows Signal-to-Noise vs. input amplitude and the maximum SNR (including distortion) is 55dB, therefore the bit resolution is 9bit for the proposed modulator.

Simulation results showed the power consumption of less than 8mW for maximum accepted currents. The characteristics of the proposed second-order CT sigma-delta modulator are summarized in table I.
TABLE I
CIRCUIT CHARACTERISTICS

<table>
<thead>
<tr>
<th>Technology</th>
<th>0.18μ CMOS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>1.8V</td>
</tr>
<tr>
<td>Power Consumption</td>
<td>8mW</td>
</tr>
<tr>
<td>Dynamic Range</td>
<td>55dB</td>
</tr>
<tr>
<td>Sampling Frequency</td>
<td>1 MHz</td>
</tr>
<tr>
<td>Oversampling Ratio</td>
<td>64</td>
</tr>
<tr>
<td>Order of loop filter</td>
<td>2nd</td>
</tr>
<tr>
<td>Bit Resolution</td>
<td>9bit</td>
</tr>
</tbody>
</table>

V. CONCLUSION

A low voltage fully differential sigma-delta modulator based on SRD translinear loop is presented. The circuit works in current-mode and employs FG-MOS transistors that operate in saturation region. Simulation results of a modulator show that the technique is promising and can be used in low voltage data converters.

REFERENCES


