Abstract—This paper presents an idea for analog current comparison which compares input signal and reference currents with high speed and accuracy. Proposed circuit utilizes amplification properties of common gate configuration, where voltage variations of input current are amplified and a compared output voltage is developed. Cascaded inverter stages are used to generate final CMOS compatible output voltage. Power consumption of circuit can be controlled by the applied gate bias voltage. The comparator is designed and studied at 180nm CMOS process technology for a supply voltage of 3V.

Keywords—Current Mode, Comparator, High Resolution, High Speed.

I. INTRODUCTION

The information carried by any electric network is represented by nodal voltages and branch currents, former referred to “voltage domain circuits” whereas the latter are known as “current domain circuits”.

Current mode circuits are becoming designer’s interests now a day, as they offer many unique and attractive properties over their voltage mode complements. This includes higher speed, higher bandwidth, reduced distortion, low supply voltage requirements and lesser sensitivity to switching noise [4].

Several current comparators are proposed in recent years [5]-[15]. The first CMOS continuous time current comparator was proposed in [5], which consists of two cascode current mirrors. The drawback of this design was in terms of speed and bandwidth. A new design has been proposed [7] which uses inverter stage in feedback with source-follower stage. But the circuit shows dead band region for low values of input currents, where input impedance is quite high and thus limiting speed of operation.

Voltage-current feedback concept is used for comparison of currents [11]-[14], where a resistive feedback is applied to a voltage amplifier, which results in impedances reduction thus improvement speed performance. Current mirror concept again used in [15]; where it uses improved Wilson current mirror for current comparison, but circuit suffers from high power consumption and higher delay introduced by gain circuitry.

II. CIRCUIT DESCRIPTION

As we think of “CASCODE” topology, it is a cascade of two Common Source (CS) and Common Gate (CG) stages, providing many useful properties.

Fig. 2 shows the basic cascode configuration: where “M1” generates a small signal drain current proportional to applied voltage “Vin” and “M2” simply routes the current to “R0”. We call “M1” the input device and “M2” the cascode device [1]-[3]. Here we see that a diode connected input device “M1” will allow current input at its drain terminal, it forms the basis of this proposed idea (Fig. 3).
Fig. 2 A Cascode Stage [3]

Gate drain connected “M1” will give a small signal input impedance to input current as well as turns circuit in Common gate configuration; where voltage variation caused by input current at drain of “M1” works as input signal to common gate configured transistor “M2” which in turn produce amplified voltage output across “R_D”.

Fig. 3 Current Input to Cascode Stage

Under proper biasing conditions, we can use this circuit as a current comparator when difference of input signal & reference currents (I_{in} - I_{ref}) is applied to diode connected “M1” and the corresponding voltage output is taken across a resistive load.

Fig. 4 Proposed Common Gate Current Comparator

Fig. 4 shows proposed current comparator, “M1-M2” are connected in configuration explained above for allowing current input and voltage output. “M3” is a diode connected load for making output impedance small. It uses four Inverters in additional gain circuitry to get rail to rail CMOS compatible voltage output. “V_{bi}” is the biasing voltage which is chosen so that M2 stays in “saturation” at the time of zero current.

**Working:** When I_{in}>I_{ref} means (I_{in} - I_{ref}) is positive, it increases the voltage at node “A” (V_{A}). As gate of “M2” biased with a constant voltage, Increase in V_{A} reduces the gate-source voltage of M2. This turns M2 in more saturation and its CG configuration give rise to voltage at node B. This voltage after Gain stages produce a CMOS compatible “HIGH” output. Further increase of current will continuously start decreasing of gate to source voltage of transistor M2. At the time when V_{gs2}<V_{in} ; M2 will turn “OFF” and so the high output voltage level at node B.

On the other side When I_{in}<I_{ref} means (I_{in} - I_{ref}) is negative, it decreases the voltage at node “A” (V_{A}) and thus turns M2 in “triode” which results in decrease of voltage at node B (as voltage at node B will start following voltage at node A). This voltage after Gain stages produce a CMOS compatible “LOW” output.

By small signal analysis we can easily see:

\[
V_B = \frac{1}{g_{m1} + g_{m2} \left( \frac{1 + g_{m3} R_1}{1 + g_{m2} R_2} \right)} (I_{in} - I_{ref})
\]

Considering “g_m R >> 1”

We get,

\[
V_B = \frac{1}{g_{m3} \left( 1 + \frac{g_{m1}}{g_{m2}} \right)} (I_{in} - I_{ref})
\]

If all the “g_m”s are equal then,

\[
\frac{V_B}{(I_{in} - I_{ref})} = \frac{1}{2 g_m}
\]

III. SIMULATION RESULTS

For simulation, standard BSIM 0.18µm CMOS technology parameters have been used with 3V power supply. Circuit was designed optimally for values of speed, power and accuracy. DC transfer characteristics obtained for simulated design is shown in Fig. 5.
Delays produced by circuit $\pm 1 \mu A$ & $\pm 100 \mu A$ current steps are shown in Table I; at the DC power dissipation of 1.4mW (where for flexibility we have chosen $V_{bs} = V_{DD}/2$).

<table>
<thead>
<tr>
<th>All delays in (ns)</th>
<th>$\pm 1 \mu A$</th>
<th>$\pm 100 \mu A$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rise delay (Comparator stage)</td>
<td>0.1ns</td>
<td>0.1ns</td>
</tr>
<tr>
<td>Rise delay (Gain stages)</td>
<td>0.6ns</td>
<td>0.1ns</td>
</tr>
<tr>
<td>Total rise delay</td>
<td>0.7ns</td>
<td>0.2ns</td>
</tr>
<tr>
<td>Fall delay (Comparator stage)</td>
<td>0.1ns</td>
<td>0.1ns</td>
</tr>
<tr>
<td>Fall delay (Gain stages)</td>
<td>0.6ns</td>
<td>0.1ns</td>
</tr>
<tr>
<td>Total fall delay</td>
<td>0.7ns</td>
<td>0.2ns</td>
</tr>
<tr>
<td>Total Average Delay</td>
<td>0.7ns</td>
<td>0.2ns</td>
</tr>
</tbody>
</table>

To compare the performance of proposed comparator with those of Traff’s [7], R. Del’s [11], L. Chen’s [14] and V. Kasemsuwan’s [15], LTSPICE simulations of all comparators are performed using standard BSIM 0.18µm CMOS technology parameters for optimized values of speed, power and accuracy. Transistor dimensions for proposed comparator designs are as:

<table>
<thead>
<tr>
<th>M1, M2</th>
<th>W (Width)</th>
<th>L (Length)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M3</td>
<td>0.18µm</td>
<td>0.72µm</td>
</tr>
<tr>
<td>Inverter: PMOS</td>
<td>0.54µm</td>
<td>0.18µm</td>
</tr>
<tr>
<td>Inverter: NMOS</td>
<td>0.18µm</td>
<td>0.18µm</td>
</tr>
</tbody>
</table>

IV. CONCLUSION

A high speed & high resolution continuous time CMOS current comparator is proposed whose power consumption is comparable to existing current comparators. In addition proposed design has less area, simple structure, low input & output impedances and low operational complexities. The simulation results shows propagation delay of 0.7ns & 0.2ns to $\pm 1 \mu A$ & $\pm 100 \mu A$. DC power dissipation of 1.4mW and resolution less than 50nA. The overall performance is better than most of the comparators nearly in terms of all design constraints and it should be useful in many digital and analog circuit applications.

ACKNOWLEDGMENT

The author sincerely thanks Prof. Chetan Parikh for his valuable guidance in the study of Current comparators.
REFERENCES