Three-Level Converters Back-to-Back DC Bus Control for Torque Ripple Reduction of Induction Motor

T. Abdelkrim, K. Benamrane, B. Bezza, Aeh Benkhelifa, A. Borni

Abstract—This paper proposes a regulation method of back-to-back connected three-level converters in order to reduce the torque ripple in induction motor. First part is dedicated to the presentation of the feedback control of three-level PWM rectifier. In the second part, three-level NPC voltage source inverter balancing DC bus algorithm is presented. A theoretical analysis with a complete simulation of the system is presented to prove the excellent performance of the proposed technique.

Keywords—Back-to-back connection, Feedback control, Neutral-point balance, Three-level converter, Torque ripple.

I. INTRODUCTION

The use of PWM technique at low level voltage converters back-to-back connected is the main cause of torque ripple in induction motor. The effects of torque ripple are particularly undesirable in some demanding motion control and machine tool applications. They lead to speed oscillations which cause deterioration in the performance. In addition, the torque ripple may excite resonances in the mechanical portion of the drive system, produce acoustic noise, and, in machine tool applications, leave visible patterns in high-precision machined surfaces [1].

The use of conventional two-level inverter for high power induction motors driven cannot accomplish satisfactory torque ripple reduction compared to three-level inverter [2]. Multilevel voltage source converters are emerging as a new breed of power converter options for high-power applications. These converters typically synthesize the staircase voltage wave from several levels of DC capacitor voltages [3]. Different topologies has been developed like diode-clamped inverter (neutral-point clamped), capacitor-clamped (flying capacitor), and cascaded multicell with separate DC sources [4].

One of the major limitations of the multilevel converters is the voltage unbalance between different levels. The techniques to balance the voltage between different levels normally involve voltage clamping or capacitor charge control. There are several ways of implementing voltage balance in multilevel converters [3].

This paper investigates the use of a back-to-back connection of three-level converters (Fig. 1). This connection allow balancing of the DC link capacitor voltages under a full range of operating conditions [5] whereas, only a limited operating range is possible if a passive rectifier (diode bridge) is employed [6]. Additional advantages brought by the back-to-back connection have been shown to include: the ability to draw almost sinusoidal currents from the supply, the input power factor can be controlled and the back-to-back topology automatically regenerates power back to the supply when the operating conditions dictate [7]. Alternatively, a passive rectifier draws a pulsed current from the supply and does not allow a regenerative current to return to the supply.

In this paper, first part is dedicated to the presentation of three phases three-level PWM current rectifier regulation loop. After that the DC bus voltages balancing using the redundant positive and negative small vectors of three-level NPC inverter is detailed. At the end the simulation results demonstrate efficacy of this back-to-back three-level converters DC bus control.

II. THREE-LEVEL CONVERTERS BACK-TO-BACK DC BUS CONTROL

A. Three-Level Rectifier Control

In this part, one proposes to enslave the output DC voltage of three-level PWM current rectifier using a PI-based feedback control. The synoptic diagram of three-level PWM current rectifier control is shown in Fig. 2 [8]-[10]. The transfer functions $G_1(S)$ and $G_2(S)$ are expressed as follows:

$$G_1(S) = \frac{1}{1 + (L_c/R_c)S}$$  \hspace{1cm} (1)

$$G_2(S) = \frac{1}{C_S}$$  \hspace{1cm} (2)
The modeling of this loop is based on the instantaneous power conservation principle with no loss hypothesis. This loop imposes the root mean square (rms) value of network current.

Input and output powers are:

\[
\begin{align*}
P_{in} &= \sum_{i=1}^{n} (V_i i_{rec} - R_i i_i^2 - \frac{L_i}{2} \frac{di_i}{dt}) \\
P_{out} &= \sum_{i=1}^{n} (U_i i_{rec}) = 2U_{dc} (i_i + i_{load})
\end{align*}
\]

Different quantities \(i_{load}, i_c, i_{rectm}\) (Fig. 2) are defined as follows:

\[
\begin{align*}
i_{load} &= \frac{i_{rec1} - i_{rec2}}{2} \\
i_c &= \frac{id1 - id2}{2} \\
i_{rectm} &= \frac{i_{rec1} - i_{rec2}}{2}
\end{align*}
\]

Using of the power conservation principle and neglecting of joules loss in the resistor \(R_r\), and considering a sinusoidal supply network current in phase with corresponding voltage \(V_{dc}\), it can be written:

\[
3V_{dc} i_{recm} = 2U_{dc} (i_c + i_{load})
\]

**B. Three-Level NPC Inverter Control**

In the space vector diagram of three-level inverter (Fig. 3), we can distinguish four types of vectors: large vectors, medium vectors, small vectors and zero vectors [11].

The large vectors are the vectors that all of three legs are connected to either point P or N, except in the case of all of the three being connected at the same point. There are six large vectors in the space vector diagram: PNN, PNP, NPN, NPP, NNP and PNP. The medium vectors are the ones that only one phase is connected to point O and other two phases are connected to P and N each other. There are six medium vectors: PON, OPN, NPO, NOP, ONP and PNO. The small vectors are those vectors that have two phases connected at the same point. There are twelve of them: PPO, OON, OPO, NON, OPP, NOO, OOP, NNO, POP, ONO, POO and ONN.

The zero vectors are the vectors that have all three phases are connected at the same point. There are three zero vectors: PPP, OOO and NNN.

To show the effect of each type of vectors on the neutral point potential, we present the load connections of one example of each type in Fig. 4. It may be easily deduced from Figs. 4 a. and d. that neither zero vectors nor large vectors inject current in the neutral point O. So they do not change the voltage of neutral point.
positive or negative current in neutral point, depending on the both two redundant vectors in each sector, in order to inject
negatives vectors (POO, OON, OPO, NOO, OOP, ONO),
while those injecting opposite phase currents will be called positive vectors (ONN, PPO, NON, OPP, NNO, POP),
inject either positive or negative current. Those small vectors [12]. As we see, each small redundant vector can
not be controlled, being therefore considered as perturbation for the dc-voltage stabilization [13], [14].

However, as they are not redundant vectors, this influence will
value of the two capacitors voltages and the load current (6).

Table II shows the current injected by all small and medium
vectors [11]. As we see, each small redundant vector can
each small redundant vector can

Table I shows the current injected by all small and medium vectors [12]. As we see, each small redundant vector can inject either positive or negative current. Those small vectors injecting positive phase currents into the neutral point will be called positive vectors (ONN, PPO, NON, OPP, NNO, POP), while those injecting opposite phase currents will be called negatives vectors (POO, OON, OPO, NOO, OOP, ONO).

Medium vectors also affect neutral point potential. However, as they are not redundant vectors, this influence will not be controlled, being therefore considered as perturbation for the dc-voltage stabilization [13], [14].

The neutral point potential control is based on the use of both two redundant vectors in each sector, in order to inject positive or negative current in neutral point, depending on the value of the two capacitors voltages and the load current (6).

Table II shows the current injected by the six small vectors. By using this table, one proposes the neutral point potential control algorithm of this converter as indicated by (7)-(9).

$$\begin{align*}
\frac{dU_{c1}}{dt} &= i_{rec} - i_{d1} \\
\frac{dU_{c2}}{dt} &= i_{rec} + i_{d2} \\
i_{d1} &= -(i_{d1} + i_{d2}) \\
i_{d2} &= F11 \cdot F12 - i_1 + F21 \cdot F22 \cdot i_2 + F31 \cdot F32 \cdot i_3 \\
i_{d3} &= F13 \cdot F14 \cdot i_1 + F23 \cdot F24 \cdot i_2 + F33 \cdot F34 \cdot i_3
\end{align*}$$

(6)

Table II Neutral Point Current of Small Space Vectors

<table>
<thead>
<tr>
<th>Vectors</th>
<th>Redundancy (a)</th>
<th>i_{d0}</th>
<th>Redundancy (b)</th>
<th>i_{d0}</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vector 1</td>
<td>ONN</td>
<td>i_1</td>
<td>POO</td>
<td>-i_1</td>
</tr>
<tr>
<td>Vector 2</td>
<td>PPO</td>
<td>i_2</td>
<td>OON</td>
<td>-i_2</td>
</tr>
<tr>
<td>Vector 3</td>
<td>NON</td>
<td>i_3</td>
<td>OPP</td>
<td>-i_3</td>
</tr>
<tr>
<td>Vector 4</td>
<td>OPP</td>
<td>i_1</td>
<td>NOO</td>
<td>-i_1</td>
</tr>
<tr>
<td>Vector 5</td>
<td>NNO</td>
<td>i_3</td>
<td>OOP</td>
<td>-i_3</td>
</tr>
<tr>
<td>Vector 6</td>
<td>POP</td>
<td>i_2</td>
<td>ONO</td>
<td>-i_2</td>
</tr>
</tbody>
</table>

For vector 1 and vector 4

$$\begin{align*}
\text{if } U_{c1} \geq U_{c2} & \text{ and } i_{d1} \geq 0 \Rightarrow \text{redundancy (b)} \\
\text{if } U_{c1} \geq U_{c2} & \text{ and } i_{d1} \leq 0 \Rightarrow \text{redundancy (a)} \\
\text{if } U_{c1} \leq U_{c2} & \text{ and } i_{d1} \geq 0 \Rightarrow \text{redundancy (a)} \\
\text{if } U_{c1} \leq U_{c2} & \text{ and } i_{d1} \leq 0 \Rightarrow \text{redundancy (b)}
\end{align*}$$

(7)

For vector 2 and vector 5

$$\begin{align*}
\text{if } U_{c1} \geq U_{c2} & \text{ and } i_{d2} \geq 0 \Rightarrow \text{redundancy (b)} \\
\text{if } U_{c1} \geq U_{c2} & \text{ and } i_{d2} \leq 0 \Rightarrow \text{redundancy (a)} \\
\text{if } U_{c1} \leq U_{c2} & \text{ and } i_{d2} \geq 0 \Rightarrow \text{redundancy (a)} \\
\text{if } U_{c1} \leq U_{c2} & \text{ and } i_{d2} \leq 0 \Rightarrow \text{redundancy (b)}
\end{align*}$$

(8)

For vector 3 and vector 6

$$\begin{align*}
\text{if } U_{c1} \geq U_{c2} & \text{ and } i_{d3} \geq 0 \Rightarrow \text{redundancy (b)} \\
\text{if } U_{c1} \geq U_{c2} & \text{ and } i_{d3} \leq 0 \Rightarrow \text{redundancy (a)} \\
\text{if } U_{c1} \leq U_{c2} & \text{ and } i_{d3} \geq 0 \Rightarrow \text{redundancy (a)} \\
\text{if } U_{c1} \leq U_{c2} & \text{ and } i_{d3} \leq 0 \Rightarrow \text{redundancy (b)}
\end{align*}$$

(9)

III. SIMULATION RESULTS

Simulation is divided in three times. As presented in Fig. 1, induction motor is fed by cascaded three-level rectifier– three-level inverter.

Torque and speed features of induction motor are presented in Fig. 6. In first time (t=0S-6S) the motor turns at its nominal speed of 1500 r/min. Medium output voltage $U_{cm}$ of three-level rectifier is equal to its reference $U_{cm}=300V$ (Fig. 7), but the voltages $U_{c1}$ and $U_{c2}$ are unbalanced $U_{c1}=340V-310V$ and $U_{c2}=260V-290V$. One observes also that torque ripple reduce progressively (Fig. 6).

In second time (t=6S-9S), we apply the nominal torque of induction motor $T_e=7N\cdot m$. We note that the medium output voltage $U_{cm}$ of three-level rectifier return progressively to its reference after a short decreasing (Fig. 7). Voltages $U_{c1}$ and $U_{c2}$ are more unbalanced ($U_{c1}=310V-370V$ and $U_{c2}=290V-230V$) as consequence, torque ripple increase.

Fig. 8 presents first phase of PWM three-level rectifier current $i_{ref10}$ and its reference $i_{ref10ref}$. This current increase after application of nominal torque of induction motor at t=6S.

In third time, the DC bus balancing algorithm of three-level
inverter is applied at \( t = 9 \)S. We observe that capacitors voltages \( U_{c1} \) and \( U_{c2} \) are balanced and equal, as consequence the torque ripple are reduced.

Current \( i_{rec10} \) and its reference are almost identical and in phase with the first phase network voltage \( V_{s1} \) as presented in Fig. 9. It is shown that \( i_{rec10} \) current is almost sinusoidal with THD less than 2 % and unity power factor.

**Fig. 9** The network current \( i_{rec10} \), its reference and network voltage \( V_{s1} \)

### IV. Conclusion

In this paper, one studies the problem of unbalance capacitors DC voltages of back-to-back connected three-level converters, which is the main cause of torque ripple in induction motor. The proposed feedback control algorithm to the three-level rectifier associate to the space vector pulse width modulation using the positive and negative small vectors of three-level NPC inverter shows a good following of the medium output voltage of rectifier and the balancing of input voltages of inverter. Consequently, a torque ripple of induction motor is reduced; also, the cascade studied absorbs network currents with minimum harmonics and unity power factor.

**References**


