First Order Filter Based Current-Mode Sinusoidal Oscillators Using Current Differencing Transconductance Amplifiers (CDTAs)

S. Summart, C. Saetiaw, T. Thosdeekoraphat, C. Thongsopa

Abstract—This article presents new current-mode oscillator circuits using CDTAs which is designed from block diagram. The proposed circuits consist of two CDTAs and two grounded capacitors. The condition of oscillation and the frequency of oscillation can be adjusted by electronic method. The circuits have high output impedance and use only grounded capacitors without any external resistor which is very appropriate to future development into an integrated circuit. The results of PSPICE simulation program are corresponding to the theoretical analysis.

Keywords—Current-mode, Quadrature Oscillator, Block Diagram, CDTA.

I. INTRODUCTION

THE current design of the active building block (ABB) devices begins the role as being used in analog technology and analog signal processing. Therefore, ABB has been developed to be used as apawn in the designed circuit, which is suitable for a class of analog signal processing for voltage-mode and current-mode technique. The filter and oscillator circuits are important in electrical and electronic engineering. These circuits have been widely implemented such as, telecommunication system, measuring tool systems, and signal processing for instance. Consequently, a lot of filter and oscillator circuits are needed to be introduced with modern active building blocks. Recently, circuits designed using block diagram/signal flow graph have been recommended in convenience for designing [1], [2]. In the last decade, a lot of papers in electronic circuit design have been presented in current-mode technique. It is stated that the circuit designed from current-mode technique provides advantages, such as, larger dynamic range, inherently wide bandwidth, higher slew-rate, greater linearity and low power consumption [3], [4].

From literature survey, it is found that several implementations of oscillators and quadrature oscillators using active building block, have been reported [4]-[20]. Unfortunately, these reported circuits suffer from one more of weaknesses. For example, the proposed circuits use floating capacitor [5]-[7], [9], [15], which is not convenient for further fabrication in integrated circuits [21]. The external resistors are excessively used [4]-[7], [9]-[11], [13]-[15], [17]-[20], as well as, the condition of oscillation and the frequency of oscillation cannot be adjusted by electronic method [4]-[7], [9]-[11], [13]-[15], [17]-[20]. Moreover, output impedances are not high, that make the circuit cannot directly drive load [12], [14], [16], [20].

The purpose of this paper is to present the current-mode oscillator circuits using CDTAs which is designed from new block diagram. The block diagram consists of current-mode first order high-pass and low-pass filters which are cascade connection. The oscillator circuits consist of two CDTAs and two grounded capacitors. The proposed oscillator circuits have high output impedance appropriate for cascade connection application in current mode technique which is capable to directly drive load. The circuits use only grounded capacitors without addition external resisters. This qualification is convenient for further fabrication in integrated circuits [22]-[23]. Accordingly, the PSPICE simulation program results are in correspondence with the theoretical analysis.

II. BASIC CONCEPT OF CDTA

In 2003, there was a new active building block namely current differencing transconductance amplifier (CDTA) presented for analog signal processing suitable for voltage-mode and current-mode techniques [24]. The characteristics of the ideal CDTA are represented by the following hybrid matrix:

The symbol and equivalent circuit of the CDTA are illustrated in Figs. 1 (a) and (b), respectively. The CMOS internal construction of CDTA is shown in Fig 2.

Fig. 1 CDTA
The difference of the input currents ($i_p$ and $i_n$) flows from port z. In some applications, the z terminal of CDTA can be extended to utilize the current through z terminal which is called $z_c$ (z-copy) [26]. For CMOS CDTA, the transconductance ($g_m$) can be written as

$$g_m = \sqrt{kl_B} \tag{2}$$

where

$$k = \mu_c C_m \left( \frac{W}{L} \right)_{11,12} \tag{3}$$

$k = \mu_c C_m (W / L)$ is the physical parameter of CMOS transistor. Where $\mu_c$ is the mobility of the carrier, $C_m$ is the gate-oxide capacitance per unit area, $W$ is the effective channel width and $L$ is the effective channel length.

### III. PROPOSED CURRENT-MODE OSCILLATORS

The proposed current-mode sinusoidal oscillator circuits designed from block diagram shown in Fig. 3. It is designed based on cascading of current-mode first order high-pass and low-pass filters.

From block diagram in Fig. 3, the characteristic equation of the oscillator circuit is written as

$$s^2 + s(a - b) + ab = 0 \tag{4}$$

From (4), the condition of oscillations and frequency of oscillation are written as

$$a = b \tag{5}$$

and

$$\omega_{oc} = \sqrt{ab} \tag{6}$$

From (7), the condition of oscillation and frequency of oscillation are written as

$$g_{m1} = g_{m2}, \quad C_2 = C_1 \tag{8}$$

and

$$\omega_{oc} = \sqrt{g_{m} g_{m2} \left( \frac{C_1 C_2}{C_1 C_2} \right)} \tag{9}$$

It is found from (8) and (9) that if $g_{m1} = \sqrt{g_{m2}}$, the condition of oscillation and frequencies of oscillation are as follows:

$$I_{s1} = I_{s2}, \quad C_2 = C_1 \tag{10}$$
and

\[
\omega_{os} = \sqrt{k \frac{I_{p} I_{z}}{C_{1} C_{2}}} \quad (11)
\]

Sensitivities of the active and passive of oscillators are shown in (12).

\[
S_{V_{p} V_{i}}^{os} = -\frac{1}{2}, \quad S_{V_{n} V_{z}}^{os} = \frac{1}{2}
\]

IV. ANALYSIS OF NON-IDEAL CASE

For non-idealities case, the characteristic equation of CDTA in (1) is written as

\[
\begin{bmatrix}
V_{p} \\
V_{i} \\
I_{z} \\
I_{p}
\end{bmatrix} =
\begin{bmatrix}
0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 \\
\alpha_{p} & -\alpha_{n} & 0 & 0 \\
0 & 0 & 0 & \beta_{g_{n}}
\end{bmatrix}
\begin{bmatrix}
V_{p} \\
V_{i} \\
I_{z} \\
I_{p}
\end{bmatrix}
\]

\[
(13)
\]

The parameters \( \alpha_{p}, \alpha_{n} \) and \( \beta \) are the voltage/current transfer deviated from one, depending on the value of intrinsic impedances and temperatures. In non-ideal case the characteristic equation, the condition of oscillation and the frequency of oscillation from (7) to (9) are as follows:

**Circuit 4(a):**

\[
\begin{bmatrix}
C_{1} \beta \alpha_{p} \alpha_{n} & C_{1} \beta \alpha_{p} & 0 \\
0 & 0 & 0 \\
0 & 0 & 0 \\
0 & 0 & 0
\end{bmatrix}
\begin{bmatrix}
V_{p} \\
V_{i} \\
I_{z} \\
I_{p}
\end{bmatrix}
\]

\[
= 0 \quad (14)
\]

and

\[
\omega_{os} = \sqrt{\frac{C_{1} \beta \alpha_{p} \alpha_{n} \omega_{os}}{C_{1} C_{2}}} \quad (16)
\]

**Circuit 4(b):**

\[
\begin{bmatrix}
C_{1} \beta \alpha_{p} \alpha_{n} & C_{1} \beta \alpha_{p} & 0 \\
0 & 0 & 0 \\
0 & 0 & 0 \\
0 & 0 & 0
\end{bmatrix}
\begin{bmatrix}
V_{p} \\
V_{i} \\
I_{z} \\
I_{p}
\end{bmatrix}
\]

\[
= 0 \quad (17)
\]

and

\[
\omega_{os} = \sqrt{\frac{C_{1} \beta \alpha_{p} \alpha_{n} \omega_{os}}{C_{1} C_{2}}} \quad (19)
\]

**Circuit 4(c):**

\[
\begin{bmatrix}
\beta \beta \alpha_{p} \alpha_{n} & 2C_{1} \beta \alpha_{p} \alpha_{p} \alpha_{n} \\
0 & 0 & 0 \\
0 & 0 & 0 \\
0 & 0 & 0
\end{bmatrix}
\begin{bmatrix}
V_{p} \\
V_{i} \\
I_{z} \\
I_{p}
\end{bmatrix}
\]

\[
= 0 \quad (20)
\]

\[
\omega_{os} = \sqrt{\frac{\beta \beta \alpha_{p} \alpha_{n} \omega_{os}}{C_{1} C_{2}}} \quad (22)
\]

V. ANALYSIS OF THE PARASITIC RESISTANCES AND CAPACITANCES

The parasitic resistances and capacitances of the CDTA can be shown in Fig. 5. If the parasitic resistances at the \( z \) and \( x \) terminals are much greater than the parasitic resistances at \( p \) and \( n \) terminals \((R_{z}, R_{x} \gg R_{p}, R_{n})\), in this case, the characteristic equation, the condition of oscillation and the frequency of oscillation of the current-mode sinusoidal oscillators, from (7) to (9) are represented as follows:

**Circuit 4(a) and 4(c):**

\[
s^{2} + \frac{g_{m1}(C_{1} + C_{2}) - g_{m2}(C_{1} + C_{2})}{(C_{1} + C_{2})(C_{1} + C_{2})} = 0 \quad (23)
\]

and

\[
\omega_{os} = \sqrt{\frac{g_{m1} g_{m2}}{(C_{1} + C_{2})(C_{1} + C_{2})}} \quad (25)
\]

**Circuit 4(b):**

\[
s^{2} + \frac{g_{m1}(C_{2} + C_{1}) - g_{m2}(C_{1} + C_{1} + C_{1})}{(C_{1} + C_{1} + C_{1})(C_{2} + C_{2})} = 0 \quad (26)
\]

and

\[
\omega_{os} = \sqrt{\frac{g_{m1} g_{m2}}{(C_{1} + C_{1} + C_{1})(C_{2} + C_{2})}} \quad (28)
\]
VI. SIMULATION RESULTS

To verify the theoretical prediction of the proposed current-mode oscillators in Fig. 4, (for example, proposed oscillator in Fig. 4 (c)) the PSPICE simulation was built with $C_1 = C_2 = 0.3 \text{nF}$, $I_{m 1} = I_{m 2} = 250 \mu \text{A}$. The CMOS implementation of the internal construction of CDTA used in simulation is shown in Fig. 2. The PMOS and NMOS transistors employed in the proposed circuit were simulated by using the parameters of $0.35 \mu \text{m}$ TSMC CMOS technology [27]. In addition, the ratio of dimension of the transistors PMOS and NMOS is shown in Table I.

<table>
<thead>
<tr>
<th>Transistor</th>
<th>Width (µm)</th>
<th>Length (µm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1-M10</td>
<td>20.00</td>
<td>1.00</td>
</tr>
<tr>
<td>M11-M12</td>
<td>40.00</td>
<td>1.00</td>
</tr>
<tr>
<td>M13-M15</td>
<td>3.00</td>
<td>1.00</td>
</tr>
<tr>
<td>M16</td>
<td>5.00</td>
<td>1.00</td>
</tr>
<tr>
<td>M17</td>
<td>5.35</td>
<td>1.00</td>
</tr>
<tr>
<td>M18-M20</td>
<td>6.40</td>
<td>1.00</td>
</tr>
</tbody>
</table>

The circuit was biased with ±1.6V supply voltages. This yields oscillation frequency of 715.358 kHz where the calculated value of this parameter from (11) yields 749.586 kHz (deviated by 4.785%). In this case, value of the parameter changed because the CMOS implementation used in the circuit deviated from the non-ideal properties and the effect of parasitic elements. Figs. 6 and 7 show the simulated quadrature output waveforms during initial state and steady state, respectively. Fig. 8 shows the simulation result of output spectrum. The total harmonic distortion (THD) of $I_{o 1}$ and $I_{o 2}$ are about 1.4888% and 0.6622%, respectively. In addition, the phase difference of the output current $I_{o 1}$ and $I_{o 2}$ are approximately 89.75 degrees. The generated waveforms relationship within oscillator circuit has been verified by Lissagous Figure, shown in Fig. 9.

VII. CONCLUSION

The current-mode oscillators have been introduced in this paper. The proposed current-mode oscillators consists of two CDTAs and two grounded capacitors, the condition of oscillation and frequency of oscillation can be electronically controlled by adjusting the bias currents of the CDTA. The proposed circuits use only grounded capacitors without addition external resistor which are very appropriate for further development into integrated circuits. Additionally, this paper also presents block diagram designed for signal generating oscillation application for other active devices. The designed block diagram is easy for application because it uses only first order high-pass filter and low-pass filter which is cascade connection. PSPICE simulations are included to verify the theoretical analysis.

![Fig. 6](image1)

**Fig. 6** The simulation result of output waveforms during initial state

![Fig. 7](image2)

**Fig. 7** The quadrature output waveforms in steady state

![Fig. 8](image3)

**Fig. 8** The output frequency spectrum

![Fig. 9](image4)

**Fig. 9** Lissagous figure

ACKNOWLEDGMENTS

This work was supported by Suranaree University of Technology (SUT) and by the Office of the Higher Education under NRU project of Thailand.

REFERENCES


S. Summart received the B. Tech. Ed degree in Telecommunication Engineering from Jaimegalanga Institute of Technology Khonkaen Campus (RITKK) in 2002 and Master of Tech. Ed. in electrical technology from King Mongkut’s University of Technology North Bangkok (KMUTNB) in 2008. Now, he is working toward Ph.D. in Telecommunication Engineering at Suranaree University of Technology (SUT). He has been with Electronic Program, Electronic Division, Northeastern Technology College, KhonKaen, Thailand since 2007. His research interests include electronic communications, analog signal processing and analog integrated circuit.

C. Saetiaw received the B.Eng. degrees in Telecommunication Engineering from Suranaree University of Technology and M.Eng. degrees in Telecommunication Engineering from Suranaree University of Technology in 1997 and 2007, respectively. He is currently working toward the Ph.D. degree in Telecommunication Engineering of Suranaree University of Technology. His research focuses on antennas systems for several applications.

T. Thoddeekoraphat received the B.Engand M.Eng,degrees in telecommunication engineering from Suranaree University of Technology in 2006 and 2008, respectively. At present, I’m Studying doctoral’s degree in telecommunication engineering at Suranaree University of Technology. Research interests include hyperthermia inductive heating, induction heating, RF circuit design, antenna, active antenna and UWB transmitter-receiver design and analysis of impulse signal for UWB communication system.

C. Thongsopa B.Eng (1st'Hons) Electronics Engineering, King Mongkut’s Institute of Technology Ladkrabang (KMUTL), Thailand, M.Eng. (Electrical and Communications Engineering), Kasetsart University, Thailand and D.Eng(Electrical Engineering), King Mongkut’s Institute of Technology Ladkrabang (KMUTL), Thailand in 1992, 1996 and 2002, respectively. Experiences & Expert are RF circuit design, active antenna, Microwave heating application in 1992-1997 Researcher at Aeronautical Radio of Thailand Company Design Systems Air Traffic control: Design transmitters VHF-UHF (AM) 25W (on 24 Hour) and Design Transmitters HF (AM) 1KW (on 24 Hour). Furthermore, Researcher at National Electronics and Computer Technology Center (NECTEC) and consultant of SDH project at Telephone Organization of Thailand (TOT) design RF circuit in 1997-2000.