Application of Hardware Efficient CIC Compensation Filter in Narrow Band Filtering

Vishal Awasthi, Krishna Raj

Abstract—In many communication and signal processing systems, it is highly desirable to implement an efficient narrow-band filter that decimate or interpolate the incoming signals. This paper presents hardware efficient compensated CIC filter over a narrow band frequency that increases the speed of down sampling by using multiplierless decimation filters with polyphase FIR filter structure. The proposed work analyzed the performance of compensated CIC filter on the bases of the improvement of frequency response with reduced hardware complexity in terms of no. of adders and multipliers and produces the filtered results without any alterations. CIC compensator filter demonstrated that by using compensation with CIC filter improve the frequency response in passed of interest 26.57% with the reduction in hardware complexity 12.25% multiplications per input sample (MPIS) and 23.4% additions per input sample (APIS) w.r.t. FIR filter respectively.

Keywords—Multirate filtering, Narrow-band Signaling, Compensation Theory, CIC filter, Decimation, Compensation filter.

I. INTRODUCTION

MULTIRATE signal processing techniques are used in numerous applications such as video compression, digital audio, multimedia, speech processing and wireless communication etc. The field of DSP has always been driven by scaled-VLSI technologies. Different algorithms are used in various real-time applications with different sampling rate that can vary from 20 KHz in speech processing to over 500 MHz in radar applications. FIR filter is one of the fundamental processing elements in any signal processing system. In some application such as video processing, the filter circuit must be able to operate at high frequencies, while in other application, such as cellular telephony, the circuit must be a low-power with high throughput. Normally the frequency band of over 1GHz is used for fixed high-speed data communication such as Wireless LAN, while the frequency band less than 1GHz is well suited for low or medium-speed mobile communication.

Fast sampling rate offers several benefits, including the ability to digitize wideband signals, reduced complexity of anti-alias filters, and lower noise power spectral density. The decimation filter (decimator) is a sampling rate conversion system, performs low-pass filtering as well as down-sampling operation and hence widely used in speech processing and communication systems application. Now in the last few years considerable attention has been focused on the design of high efficiency decimation filters in different applications.

Hogenauer [1] presented a commonly used decimation filter known as cascaded-integrator-comb (CIC) filter that consists of cascaded integrators and differentiators section, separated by a down-sampler. This multiplierless filter has very low complexity, but exhibits two main problems: (a) The Integrator section works at the higher input data rate while the differentiator section operates at the lower data rate and therefore require a higher chip area with higher power dissipation and (b) A high passband droop and low stopband attenuation in its magnitude characteristic. A pictorial representation of the decimation process is shown in Fig. 1:

For decimation by a factor of $K$, the original data must reside in a bandwidth given by $F_s/(2K)$, where $F_s$ is the rate at which the original data was sampled. Thus, if the original data contains valid information in the portion of the spectrum beyond $F_s/(2K)$, decimation is not possible. The three basic tasks performed by decimation filter are: (a) Removing quantization noise (b) Decimation (sample rate reduction) (c) Anti-aliasing.

Higher order modulators produce highly shaped noise and hence the decimation filter should be very efficient to remove this excess quantization noise and to regain the original characteristics of the signal in the base band.

To overcome these problems, various methods have been introduced that uses the non - recursive structure of a comb filter to reduce the power consumption as well as to increase the circuit speed. Johansson, H. et al. discussed the previously proposed low pass narrow-band, wideband filters and masking FIR filters and propose a design method for high pass narrow-band filters. The proposed approach uses a single hardware structure using folding algorithm to give an area-efficient implementation with a small number of multipliers and adders at the cost of memory [2]. Kwentus et al. [3] outlined a method that uses the sharpening technique to decrease the passband droop and to increase the stopband attenuation, but it...
requires sharpening to be performed at the high input rate and hence resulting higher power consumption.

An implementation of narrowband lowpass FIR filter with a significantly reduced number of multiplications per second with less round off noise and less severe coefficient sensitivity problems than a standard FIR filter implementation is described in [4], [5].

Jovanovic et al. [6] discussed some methods to attain the desired low stopband attenuation by allowing the sharpening section to operate at the lower rate with the cost of the introduction of two multipliers working at a high rate. Kayano, H. et al. proposed a transmitting hybrid narrow-band filter consists of superconducting resonators and conventional cavity for of Radar application [7]. A very efficient recursive structures to implement the Classes of linear-phase finite-impulse response (FIR) filters with a piecewise-polynomial impulse response is proposed in [8], [9]. The arithmetic complexity of these filters is proportional to the number of branches and the common polynomial order for each branch, rather than the actual filter order. The proposed filter reduced number of multipliers in optimized manner in the actual implementation. Neuvo, Y. et al. derived a computationally efficient realization of a symmetrical bandpass FIR filter, composed of two cascaded FIR sections. In [10] a new multistage comb-rotated sinc (RS) decimator is introduced which permit both multipliers to work at the lower rate, with no filtering at the high input rate. In [11], G. Javanovic Dolecek et al. proposed an efficient modification of the CIC cosine decimation filter using canonical signed digits (CSD). In narrow-band implementations, the number of multipliers and adders is approximately inversely proportional to the desired relative transition bandwidth. The structure allows simple tuning of the center frequency of the band pass filter and has good finite wordlength properties [12].

In this paper, the hardware complexity of the CIC compensator filter with FIR filter is analyzed on the bases of the no. of adders and multiplier used in a block to improve the frequency response in passed of interest for fast down sampling.

The organization of the paper is as follows. In Section II we define the efficient structure of Cascaded Integrator Comb (CIC) filter with some basic needs of Narrow band communication. Sections III & IV describe the CIC Compensation filter with different compensation techniques. The design issue and performance analysis are provided in Section V. The result analysis of different decimation filter structures is discussed in section VI. The discussion and conclusion of the paper are described in Section VII.

II. CASCaded INTEGRATOR COMB (CIC) FILTER

Narrow band communication is widely applied to realize stable long-range communication with the high carrier purity of transmission spectrum and therefore it leads the high efficiency of radio wave use within the same frequency band. Narrow band communication is the optimal in the site where

many radio-control equipments are used, but this communication is limited in some aspects such as:

(a) Since the receiver bandwidth is narrow, it is difficult for high-speed data communication.
(b) Generally, data speed is limited less than 9600 bps, and the request for frequency stability is several PPMs.
(c) As a frequency standard, temperature compensation is necessary for the crystal oscillation circuit.
(d) The cost and size of Narrow band Radio module are higher than wideband one-chip radio IC as it is constituted of discrete components.

Modern base station transceivers perform channel access using a digital down-converter (DDC) to support multicarrier environments or for coherently down converting and combining a number of narrow-band channels into one wideband digital signal. The baseband channel is highly oversampled, so a simple cascade of boxcar filters, implemented as a cascaded integrator comb (CIC) filter, proposed by Eugene Hogenauer [1], will be employed to initially reduce the sample rate.

The cascaded integrator-comb (CIC) filter is a class of hardware-efficient linear phase finite impulse response (FIR) digital filters in terms of multipliers and adders. CIC filters have the property to get sampling rate decrease (decimation) and sampling rate increase (interpolation) without employing any multipliers. Its frequency response is tunable as selecting the appropriate number of cascaded integrator and comb filter pairs. As the CIC filter doesn’t have a flat pass band response, this disadvantage is removed by using compensation filter. However, the disadvantage of a CIC filter is that its pass band is not flat, which is undesirable in many applications. Fortunately, this problem can be alleviated by a compensation filter. The CIC filter first performs the averaging operation, then follows it with the decimation. The transfer function of the CIC filter in z-domain is given in (1):

\[ H(z) = H(z)^a \cdot H(z)^b = \left(\frac{1-z^{-K}}{1-z^{-1}}\right)^p = \left(\frac{1-z^{-K}}{1-z^{-1}}\right)^p \]  

In (1), K is the oversampling ratio and p is the order of the filter. The numerator \((1-z^{-K})^p\) represents the transfer function of a differentiator and the denominator \(1/(1-z^{-1})^p\) indicates the transfer function of an integrator.

A simple block diagram of a first order CIC filter is shown in Fig. 2. In a CIC filter, the integrators operate at a high sampling frequency \(f_s\), and the comb filters operate at low frequency \(f_d\). The clock divider circuit divides the oversampling clock signal by the oversampling ratio, K after the Integrator stage. By operating the differentiator at lower frequencies, a reduction in the power consumption is achieved.
III. CIC Compensation Filter

To ensure high system clock frequencies, the CIC decimator is actually implemented using the pipelined architecture in which there is only a single adder between registered nodes. This can potentially lead to operating speed issues in some technologies because of the serial dependency in the adder / subtractor carry chains. Modern FPGA devices like Virtex-II provides extremely high performance carry chains and even the long carry-chains that can be required in some CIC filters can be supported at very high speed.

Increased number of stages does not lead to wide and flat pass band frequency response of CIC filters. To overcome the resulting response, an FIR filter that has a magnitude response that is the inverse of the CIC filter can be applied. Such filters are called “compensation filters.” For down sampling, the compensation filter follows the CIC filter and for up sampling systems, the compensation FIR filter is placed before a CIC filter. In other words, the compensation filter always operates at the lower rate in a rate conversion [4], [13].

IV. Different Compensation Techniques

When the number of stages is large, CIC filter introduces a droop in the passband and this droop is dependent on the CIC decimation ratio. To overcome the magnitude droop, an FIR filter that has a magnitude response that is the inverse of the CIC filter can be applied to achieve frequency response correction. Usually the CIC filter is followed by a second decimating lowpass filter stage and its decimation ratio is significantly smaller than that of the CIC stage (typically 16 or less). The decimation factor of this second stage will determine the frequency at which the worst-case aliasing will occur and will also determine the edge frequency of the passband of interest, where the worst-case passband distortion will occur. Several schemes have been proposed to design the compensation of CIC filter’s passband droop, mainly in the narrow pass band. The motivation behind the compensation methods is to appropriately modify the original CIC characteristic in the pass band such that the compensator filter has as low complexity as possible. The various methods used for compensation of CIC decimation filter [14] are as follows:

A. CIC Roll-Off Compensation Filter

The CIC roll- off compensation filter [16] is like a channel selective filter with symmetric characteristics in frequency response. This method compensated the roll off of the CIC filter in pass band by letting the CIC filter followed by a symmetric FIR filter with a minimum order. CIC roll off compensation filter can be written as:

\[ c(n) = \frac{-v}{1-z^{-1}} \delta(n + 1) + \frac{1}{1-z^{-1}} \delta(n) + \frac{-v}{1-z^{-1}} \delta(n + 1) \]  

where \( \frac{-v}{1-z^{-1}} \) and \( \frac{1}{1-z^{-1}} \) are the compensation filter coefficients and \( C(w) = \frac{1}{1-2z^{-1}e^{-j\omega}} \) is its frequency response.

The performance of the compensation filter depends on the value of \( v \), which is obtained by minimizing the corresponding error function. \( C(w) \) can work as a roll off compensation filter as it shows opposite frequency characteristics of the CIC filter in the frequency domain. Let the frequency response of the CIC filter as \( f(w) \), \( P_c \) is pass band edge of the received signal and the frequency response of an ideal filter as \( D(\omega) \), then error function is defined by-

\[ E_{sw}(v) = \int_{0}^{\infty} D(w) - C(w)f(w) \]  

Roll off phenomenon of the CIC filter can exactly compensated if the frequency response characteristics of the received signal are used as a weighting function. It slightly improves the flatness of the pass band. This method focused on compensating the slope of the pass band, which is already fixed in the digital receiver, by letting the CIC filter followed by the compensation filter with a minimum computational load.

B. Compensated CIC-Cosine decimation filter

This filter is a modified and efficient version of the CIC Cosine decimation filter [11], [17]. In order to improve the passband of interest of the overall filter, a second order compensator filter is introduced at low rate. The compensator filter coefficients are presented in a canonical signed digit (CSD) form, and can be implemented using only adders and shifts. Transfer function and magnitude response of compensation filter are given by-

\[ H_{comp}(z^M) = v + uz^{-M} + vz^{-2k} \]  

\[ |H_{comp}(e^{jkw})| = |2v \cos(kw) + u| \]  

where \( v \) & \( u \) real valued constant and \( K \) are is decimation factor. Worst pass band distortion occurs at \( w = 0 \) & \( w = w_c \).
where \( w_c = \frac{\pi}{K R} \) and R is the decimation factor of the next decimation stage. In order to compensate the pass band droop \( (\delta_c) \) at the frequency \( w_c \) then \( 2u + v = 1 \) and \( 2 \cos(K w_c) + u = \frac{1}{\delta_c} \) \( v \) and \( u \) can be calculated as:

\[
\begin{align*}
\frac{v}{u} &= \frac{-1}{2(\cos(K w_c) - 1)} \frac{1}{\cos(K w_c) - 1} \delta_{\text{comp}} \\
v &= \frac{-1 + \delta_{\text{comp}}}{2(\cos(K w_c) - 1)} \\
u &= \frac{\cos(K w_c) - \delta_{\text{comp}}}{\cos(K w_c) - 1} 
\end{align*}
\]

where \( \delta_{\text{comp}} = \frac{1}{\delta_c} \) and \( \delta_c \) should be less than 0.01 dB. If the passband droop is within the desired limit, then the transfer function of compensated filter can be represented in canonical signed digit (CSD) as:

\[
H_{\text{comp-CSD}}(z^K) = x_{\text{CSD}} + y_{\text{CSD}} z^{-K} + x_{\text{CSD}} z^{-2K}
\]

where \( x_{\text{CSD}} \) and \( y_{\text{CSD}} \) are the CSD representations of the quantized coefficients \( x_q \) and \( y_q \) of the proposed compensation filter that satisfied the relation \( 2x_q + y_q = 1 \) and given by:

\[
\begin{align*}
x_q &= 2^{-p} \left( \frac{v}{2^p} \right) \\
y_q &= 2^{-p} \left( \frac{u}{2^p} \right)
\end{align*}
\]

The procedure is continued until the desired Pass band compensation is obtained. There is a tradeoff between the desired compensation of the pass band droop and filter coefficients can control the desired pass band droop of the overall decimation filter.

V. DESIGN ISSUE AND PERFORMANCE ANALYSIS

In narrowband applications, where decimation rates are very high, an efficient decimation filters such as the CIC filter is needed to reduce the signal to its baseband [15]. The CIC decimation filter has a poor low bass response, however, they are easy to implement and not require multiplications in real-time. Low pass magnitude response can be improved by compensating the passband droop with FIR filter. For a CIC decimator, the compensation filter operates at the decimated sample rate and provides \((x/sin(x))^\gamma\) shaping. The CIC data path undergoes internal register growth that is a function of all the design parameters: \( P, K \) in addition to the input sample precision \( S \).

\[
S_{\text{max}} = \left[ \log_2 K + S - 1 \right]
\]

The cascade equivalence is used to build an efficient compensated CIC decimation filter structure. Fig. 3 shows the uncompensated CIC frequency response, the compensation filter frequency response and Overall response of compensated CIC with polyphase structure.

![Fig. 3 (a) Overall Magnitude Response for decimation factor 64](image)

![Fig. 3 (b) Passband details (-3dB down): Zoom View](image)

<table>
<thead>
<tr>
<th>Filter Stages with decimation Factor (D) = 64</th>
<th>Magnitude (dB) of Passband droop at Normalized Frequency ((\pi \text{ rad/sample}))</th>
</tr>
</thead>
<tbody>
<tr>
<td>CIC decimation Filter</td>
<td>-3.517</td>
</tr>
<tr>
<td>CIC Compensation Filter</td>
<td>7.89e-009</td>
</tr>
<tr>
<td>Compensated CIC Polyphased Decimation filter</td>
<td>7.88e-009</td>
</tr>
</tbody>
</table>

**TABLE 1**

**PASSBAND-DROOP COMPENSATION CHART**

<table>
<thead>
<tr>
<th>Filter Stages with decimation Factor (D) = 64</th>
<th>Magnitude (dB) of Passband droop at Normalized Frequency ((\pi \text{ rad/sample}))</th>
</tr>
</thead>
<tbody>
<tr>
<td>CIC decimation Filter</td>
<td>-3.517</td>
</tr>
<tr>
<td>CIC Compensation Filter</td>
<td>7.89e-009</td>
</tr>
<tr>
<td>Compensated CIC Polyphased Decimation filter</td>
<td>7.88e-009</td>
</tr>
</tbody>
</table>
TABLE II

<table>
<thead>
<tr>
<th></th>
<th>Distributed Decimation Filter</th>
<th>CIC Decimation Filter</th>
<th>FIR Decimation Filter</th>
<th>Multirate Compensated CIC Filter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Section</td>
<td>8<em>4</em>2</td>
<td>64</td>
<td>64</td>
<td>8<em>4</em>2=64</td>
</tr>
<tr>
<td>Number of Multipliers</td>
<td>103</td>
<td>0</td>
<td>1265</td>
<td>103</td>
</tr>
<tr>
<td>Number of Adders</td>
<td>105</td>
<td>4</td>
<td>1264</td>
<td>105</td>
</tr>
<tr>
<td>Number of States</td>
<td>102</td>
<td>4</td>
<td>1216</td>
<td>102</td>
</tr>
<tr>
<td>Multiplications per Input Sample (ns)</td>
<td>38.5</td>
<td>0</td>
<td>19.765</td>
<td>2.4219</td>
</tr>
<tr>
<td>Additions per Input Sample (ns)</td>
<td>40</td>
<td>2.313</td>
<td>19.75</td>
<td>4.625</td>
</tr>
</tbody>
</table>

We have done the performance analysis on the basis of two factors: (a) Use of Compensated CIC filter in narrow band filtering to get the unaltered desired output with high yield and (b) Hardware complexity (i.e. No. of adders and multipliers) with high speed down sampling.

Tables I & II and Figs. 3-5 demonstrate the different responses generated by multirate FIR decimator and CIC compensator along with passband droop compensation chart. The initially CIC decimation filter having a large passband droop i.e. 3.517 dB at 0.02π rad/sample without any compensation method and getting even more worst in high frequencies. CIC decimation filter with FIR compensation introduce a significant improvement in its passband characteristic as shown in Fig. 3. Compensated CIC decimation filter with FIR compensation and polyphased FIR compensation improves the passband droop by 1.97% and 25.57% respectively, and hence the passband droop is compensated by a significant amount to get a desirable flat lowpass characteristic. It is also observed that the output response of the original transmitted signal is unaltered in compensated CIC filter w.r.t. FIR filter, but it also deals a great improvement in terms of its speed and area. Through the proper analysis (Table II), it is found that the CIC compensator filter uses much lesser no. of adders and multiplier than FIR filter with comparable filter lengths as it utilizes conventional CIC filter which is having a multiplierless internal structure.

VI. Result Analysis

After the proper analysis and comparison of compensated CIC filter structure with FIR filter, it is found that the output response of compensated CIC filter is not only unaltered, but
also deals a great improvement in terms of its passband droop, speed and area in narrow band application. It is also observed that the Compensated CIC decimation filter with FIR compensation improves the passband droop by 25.57% and to get the same response, FIR filter utilizing 1265 no. of multiplier, 1264 no. of adder, 19.7656ns multiplications per input sample (MPIS) and 19.75ns additions per input sample (APIS) respectively, using CIC compensator filters and hence the overall response time is reduced by 12.25% MPIS and 23.4% APIS respectively w.r.t. FIR filter. This proposed structure shows a significant improvement in terms of its hardware complexity and hence its down sampling speed is also improved w.r.t FIR filter structure. This compensated filter structure with polyphase decomposition is more efficient in terms of the desired passband droop of the overall decimation factor, response time and hardware complexity, but the width of the passband and the frequency characteristics outside the passband are severely limited due to passband aliasing or imaging error. Pecotic, M. G. et al. [18] presented a method for the design of finite-impulse-response CIC compensators whose coefficients are expressed as the sums of powers of two (SPT) based on the minimax error criterion to improve these characteristics. Recently, the paper [19] presents a double sharpened CIC decimation filter to compensate the narrow passband droop and to achieve better stop band alias rejection.

VII. DISCUSSION AND CONCLUSION

The computational efficiency of multirate algorithms is based on the ability to use simultaneously different sampling rates in the different parts of the system. The decimation of a signal at high frequency using FIR or IIR structures is very complex since it needs a lot of multiplications and hence the system cost is increased. This paper presents hardware efficient compensated CIC filter over a narrow band frequency that increases the speed of down sampling by cascading different stages of CIC and FIR filters. In CIC filter as the number of stages increases its stop band attenuation improves, but pass band droop increases, whereas the FIR filters provide the desired passband transition characteristics. The CIC compensator filters are more efficient to have the same response for required signals than those from FIR decimation and interpolation filters in multiple stages. The filter length reduces up to 75% with a reduction in the number of multipliers from 93.6% to 98.8%. Multiplication per input sample and addition per input sample reduces to 12.25% and 23.4% respectively. This results in hardware efficiency of the CIC compensator filters.

ACKNOWLEDGMENT

This work was supported by the Gautam Buddha Technical Institute (GBTU) and Harcourt Butler Technological Institute (H.B.T.I.) in the research field of Electronics Engineering.

REFERENCES


Mr. Vishal Awasthi received his B.E. and M. Tech. degree in the field of Electronics & Communication Engineering from Mumbai University and HBTI, Kanpur in 1999 and 2007 respectively. His area of interest is Digital signal processing and Control system. Presently he is working as incharge of the Department of Electronics & Communication Engineering, UIET, C.S.I.M. University, Kanpur (UP), India.
Dr. Krishna Raj has completed his Ph.D. in the field of Computer Arithmetics. He is a Fellow Member of IETE and working as Associate Professor in the Department of Electronics Engineering, H.B.T.I. Kanpur. His Area of interest is Digital Signal Processing and Computer Arithmetic.