Abstract—Space Vector Pulse Width Modulation is popular for variable frequency drives. The method has several advantages over carried based PWM and is computational intensive. The implementation of SVPWM for multilevel inverter requires special attention and at the same time consumes considerable resources. Due to faster processing power and reduced over all computational burden, FPGAs are being investigated as an alternative for other controllers. In this paper, a space vector PWM algorithm is implemented using FPGA which requires less computational area and is modular in structure. The algorithm is verified experimentally for Neutral Point Clamped inverter using FPGA development board xc3s5000-4fgp900.

Keywords—Modular structure, Multilevel inverter, Space Vector PWM, Switching States.

I. INTRODUCTION

In recent years, the demand of induction motor drives in medium and high power has increased. Due to limited rating of switches and problems due to series and parallel combination of them, multilevel inverters have become popular. Various topologies like diode clamped [1], flying capacitor and H-Bridge [3] inverter have been proposed out of which neutral point clamped inverter has gained wide attention in medium voltage high power induction motor drives [2]. At the same time, Space vector Pulse Width Modulation is found to be the most suitable for variable frequency drives because of better DC link utilization [4] and optimal harmonic reduction. Since the method is computational intensive, its realization has attracted many researchers especially in the multilevel inverter domain. Many methods have been proposed [5]-[7] for simplification of SVPWM algorithm, most of them using present day DSP or microcontrollers. At the same time FPGAs have also been considered due to their ability to accommodate computational intensive and signal processing circuits. FPGA basically serves two purposes: (1) introduction of dedicated chip for generation of PWM signals can relieve processor from making complex calculation and hence can be used for other calculations such as speed and flux estimation. (2) Since no. of PWM pins/channels are limited in present day DSP controller, introduction of FPGA can avoid necessity of more PWM units for higher level of inverters in single chip of microcontroller. In [8], authors use non-orthogonal reference frame method for generation of signals. To address m no. of phases and n levels, two papers [9], [10] implemented simplified FPGA module for generic multiphase multilevel inverters. However, they require another processing unit for generation of no. of references used resulting in extra circuitry.

Fig. 1 Power Circuit Diagram of Diode Clamped Multilevel Inverter

In present work, a SVPWM algorithm which can be used for control of open loop variable frequency drive is implemented on FPGA. As acceleration or deceleration of drive leads to unbalanced capacitor voltages, redundant vectors are used to mitigate the problem. A single command in terms of frequency is provided to the modular structure which can be optimized individually to suit the application.

This paper is organized into mainly four sections. In second section, inverter topology and SVPWM algorithm are discussed. In third section, simplified algorithm for FPGA implementation is presented which is followed by experimental results and conclusion.
II. INVERTER AND CONTROL STRATEGY

A. Diode Clamped Multilevel Inverter

A very popular topology of multilevel inverter which is widely used for induction motor drives is shown in Fig. 1. This topology is also known as Neutral Point Clamped Inverter [1]. In Diode clamped multilevel inverter, no. of switch pairs are given by (m-1) whereas each pair is clamped to Vdc/(m-1) voltage by clamping diode. The DC link voltage is shared by (m-1) no. of capacitors connected in series and they share equal amount of voltages. When inner switches (such as S2 and S3) are turned on, the output current is provided by the capacitors of finite value which results in charging and discharging of capacitors resulting in unbalanced voltage sharing across capacitor [2]. These deviations are quite large during fluctuating load or acceleration and deceleration. Hence, voltage balancing mechanism has to be adopted to avoid excessive stress across either device or premature failure of the device. The device switching states to be used in this paper are mentioned in Table I

<table>
<thead>
<tr>
<th>Switching states</th>
<th>Device switching states</th>
<th>Inverter terminal voltage Vz</th>
</tr>
</thead>
<tbody>
<tr>
<td>P 1 1 0 0</td>
<td>S1 S2 S3 S4</td>
<td>Vdc/2</td>
</tr>
<tr>
<td>O 0 1 1 0</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>N 0 0 1 1</td>
<td></td>
<td>-Vdc/2</td>
</tr>
</tbody>
</table>

B. SVPWM Algorithm for Three Level Inverter Topology

The Space Vector and their switching states for three level inverter are shown in Fig. 2 with region identifications. The diagram is divided into six identical sectors. Each sector has 4 regions which are also known as triangles. The dwell times for the respective states for adjacent voltage vectors are calculated using “NTV” approach.

As shown in Fig. 2, there are 3³ = 27 switching states out of which (3-1)³=8 are redundant and hence switching sequence considers only 19 switching states; which are divided into small, medium, large and zero vectors. Various methods have been proposed for simplification of on-time calculation in region. However, due to simplicity and ease of implementation, method described in [7] is considered for dwell time calculation.

Using this method, the on times for three vectors in respective region are given by:

\[ T_a = T \left[ \frac{v_{\alpha0}}{2h} \right] \]  \hspace{1cm} (1)

\[ T_b = T_s \left[ \frac{v_{\beta0}}{h} \right] \]  \hspace{1cm} (2)

\[ T_c = T_a - T_b \]  \hspace{1cm} (3)

where \( v_{\alpha0} \) and \( v_{\beta0} \) are values of \( v^* \) along \( \alpha_0 - \beta_0 \) axis.

Fig. 2 SVPWM switching states for three phase three level inverter

Device switching sequence is prepared using 13-segments over one sample time \( T_s \) (where \( T_s = 2^T \)) instead of 7-segment as per the switching sequence criteria shown in Fig. 3. Due to this, uniformity is maintained in the algorithm for FPGA and single unit can be formed to select segment and dwell time instead separate units.
calculates theta which is shared to sector identification module. In the current work, a pair of To and From Register is used as shared memory since it requires minimum space.

The overall system is divided into various sections namely, discrete integrator, sector and region identification, $v_a$ and $v_b$ calculation, dwell time calculation, ON period allocation and segment calculation, switching state assignment. Most of the calculations are done using 16-bit numbers with appropriate decimal places. These sections are explained as follows:

A. Discrete Integrator

An input of $I'$ is given in per unit form through input pins of FPGA. This input is in 8-bit and hence any 8-bit ADC or controller can be used for input to the FPGA. The integrator is implemented using Backward Euler method which is given by:

$$y(k) = y(k-1) + T_e * u(k)$$  (4)

where $u(k)$ is the frequency input, and $y(k)$ is in the form of angle. From the equation (4), it is evident that only an adder and a delay component are used. Adder saturates after its maximum defined value which can be further scaled to get $\theta = \omega T_0$. The value of $m^*$ can be implemented using a lookup table. For variable frequency drive, the value of modulation index should be set such that it compensates for the stator impedance drop at lower frequency.

B. Sector & Angle Calculation

There are two approaches to implement this module. In first method, a lookup table can be used to find sector from the input $\theta$. For variable frequency drive, the value of modulation index should be set such that it compensates for the stator impedance drop at lower frequency.

$$S' = \text{int}\left(\frac{\theta}{\frac{\pi}{2}}\right)$$  (5)

Hence, it can be rewritten as

$$S' = \text{int}\left(0.95493 \times \theta\right)$$  (6)
where, $S^*$ denotes that it is a number with zero based indexing which is useful for zero based selector/MUX. This uses constant multiplication and converts blocks. Also, angle within sector is given by,

$$\gamma = \theta - \left(\frac{\pi}{3}\right) S^*$$  \hspace{1cm} (7)

Equation (7) utilizes a subtractor and a constant multiplication block.

![Fig. 5 Schematic Diagram for Implementation of SVPWM algorithm](image)

C. Orthogonal Component Calculation and Region Identification

In this section, the equations used in [7] are implemented for dwell time calculation. However, region identification and component calculation are done separately using the method explained above.

D. Segment Calculation

Dwell times calculated from (1)-(3) are rearranged as per the 13-segment method shown above. These, segments are selected from the region selector and compared with single 16-bit up-down counter which yield segment index. The segment index is given by

$$I_{seg} = \text{cumsum}\left(\text{boolean}\left(Dwell < Count\right)\right)$$ \hspace{1cm} (8)

where, Dwell is current dwell time which is a matrix of $1 \times (n-1)/2$ and $n$ is no. of segments required. Count is present count of the counter and boolean is Boolean result of their compare operation.

E. Switching Table

A single ROM based switching table is used for the switching sequence in each phase. In contrast to DSP controller or other processor which uses a whole byte/word for storing switching state, each switching state is a signed number of $(n+1)/2$ bits where $n$ is level of inverter which minimizes the resources. Let us denote, switching sequence of phase A, phase B and phase C as $R_1$, $R_2$ and $R_3$ respectively. The relation between switching sequence of one sector is shown in Table II. Table II suggests that there is no need for storing ROM table other than Sector*-0. (Sector* has zero based indexing.)

<table>
<thead>
<tr>
<th>Sector*</th>
<th>Phase A</th>
<th>Phase B</th>
<th>Phase C</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>$R_1$</td>
<td>$R_2$</td>
<td>$R_3$</td>
</tr>
<tr>
<td>1</td>
<td>$-R_2$</td>
<td>$-R_3$</td>
<td>$-R_1$</td>
</tr>
<tr>
<td>2</td>
<td>$R_3$</td>
<td>$R_1$</td>
<td>$R_2$</td>
</tr>
<tr>
<td>3</td>
<td>$-R_1$</td>
<td>$R_2$</td>
<td>$R_3$</td>
</tr>
<tr>
<td>4</td>
<td>$R_2$</td>
<td>$R_3$</td>
<td>$R_1$</td>
</tr>
<tr>
<td>5</td>
<td>$-R_3$</td>
<td>$-R_1$</td>
<td>$-R_2$</td>
</tr>
</tbody>
</table>

F. Deadband Generation

The equations which govern the deadband for complimentary output pairs are given as:

$$S_u = S_u \cdot \left(\frac{z^{-\text{lat}}}{z^{-\text{lat}}}\right)$$ \hspace{1cm} (9)

$$S_i = S_i \cdot \left(\frac{z^{-\text{lat}}}{z^{-\text{lat}}}\right)$$ \hspace{1cm} (10)

here, $S_u$ and $S_i$ are switching signals for upper device and lower device respectively whereas $z^{-\text{lat}}$ is delay with latency $\text{lat}$. Although, the unit delay is simplest and popular way to implement delay with latency less than 100; for latency greater...
than 100 it consumes more resources. A dual port RAM which writes the contents and later reads it after some cycles is an alternative way to implement it. Fig. shows implementation of the dead band generation scheme.

![Dual Port RAM](image)

**IV. EXPERIMENTAL RESULTS**

The proposed work is implemented using FPGA for Neutral Point Clamped Inverter topology with switching frequency 2 kHz. The FPGA used for implementation is xc3s5000-4fg900 operating at 40MHz clock frequency. Behavior of the said system supplying R-L load is analyzed at different frequency of operation as shown in Fig. 7 which is analogous to the said system supplying Induction motor with speed varying from stand-still to normal operating base speed. The R-L load under consideration is $R=12 \, \Omega$, $L=3 \, mH$ and DC link voltage ($V_{dc}$) is 50 V. The satisfactory behavior of the system is evident from the presented experimental results. Since orthogonal component calculation, dwell time calculations and switching state assignment is common to all number of level of inverter, the present control scheme can be used for higher level of inverter without much increase in resources utilized. The implementation is carried out using Xilinx ISE Design Suite® 10.1.03 system generator tool. The present scheme can also be utilized for the control of Cascaded H-Bridge topology.
CONCLUSION

The algorithm of SVPWM of multilevel inverter is developed with modular structure. FPGA is a good alternative for implementation of SVPWM algorithm for variable speed drives. For applications demanding higher level of inverter, the solution can reduce computation time and its incorporation is justifiable. Although, the authors have worked for open loop operation, the closed loop implementation is equally valid. There can be two alternatives for high performance closed drives,

- Interfacing FPGA with Microcontroller and feeding two orthogonal components $v_\alpha$ and $v_\beta$
- Development of closed loop algorithm on FPGA

The present implementation algorithm can be used for any level of inverter without increasing much resource for computation. A modular structure is used for implementation which provides flexibility to optimize the algorithm.

REFERENCES