Abstract—Complex engineering design problems consist of numerous factors of varying criticalities. Considering fundamental features of design and inferior details alike will result in an extensive waste of time and effort. Design parameters should be introduced gradually as appropriate based on their significance relevant to the problem context. This motivates the representation of design parameters at multiple levels of an abstraction hierarchy. However, developing abstraction hierarchies is an area that is not well understood. Our research proposes a novel hierarchical abstraction methodology to plan effective engineering designs and processes. It provides a theoretically sound foundation to represent, abstract and stratify engineering design parameters and tasks according to causality and criticality. The methodology creates abstraction hierarchies in a recursive and bottom-up approach that guarantees no backtracking across any of the abstraction levels. The methodology consists of three main phases, representation, abstraction, and layering to multiple hierarchical levels. The effectiveness of the developed methodology is demonstrated by a design problem.

Keywords—Hierarchies, Abstraction, Loop-free, Engineering Design

I. INTRODUCTION

DESIGN Abstraction Hierarchies (DAHs) are used commonly to represent various large-scale and complex problems[1, 2]. Their values have been realized across a wide spectrum of applications mainly to reduce the complexity of problems and to improve solution efficiency [3]. DAHs are also used to speed up the development time, save resources, and provide aggregate intelligent output[4]. In addition, DAH produces designs that are easier to interpret validate and update compared to not using hierarchies. Moreover, DAHs help explore design alternatives and produce intelligent decisions at an early stage of the design or plan [5-7]. Furthermore, DHA assist in focusing on important aspects of the design problem [8, 9]. For computational efficiency, DAHs have also allows parallel execution of models [10], facilitates the utilization of the off-shelf models legacy [11], and enhances model reusability and rapid prototyping [12-16]. However, despite DAHs’ significant benefits, there is a lack of formal methodologies for hierarchical abstraction generation suitable for design. In fact, hierarchical abstraction in general has been described as a “black art” [17]. In this research we aim to provide a formal hierarchical abstraction methodology to represent and plan engineering design problems at multiple levels of abstraction. Such that partial design solutions obtained at some abstraction level is preserved while the design is augmented at more detailed levels. The objectives of the methodology are three fold:

1. to develop a representation for engineering design that supports hierarchical abstraction,
2. to specify the clustering criteria according to which the abstraction process is defined, and
3. to develop a layering method, by which clusters of abstracted design parameters should be stratified in a hierarchy, without inducing any backtracking in the design process.

The reminder of this paper is structured as follows: first we provide a brief literature review of some of the most persistent abstraction systems and the reason why they are cumbersome when applied to engineering designs. This necessitates the need for this research. Next we dedicate a separate section to explain each of the three developmental phases of our hierarchical abstraction methodology. Then we provide some analysis on the methodology and theoretically proof that it is loop-free. Finally, we demonstrate the effectiveness of the methodology on the design process of a chemical processing system.

II. LITERATURE REVIEW

Although the nature of research on abstraction hierarchies is broad and multi-disciplinary, the most detailed work and thorough analysis of abstraction was conducted in the field of Artificial Intelligence (AI) [18, 19]. Abstraction models and systems were classified in various research efforts such as in [4, 6, 8, 11, 18, 20-24]. One of the earliest semi-automatic abstraction systems was ABSTRIPS [5, 25]. Based on a STRIPS (Stanford University Research Institute Planning System) framework, ABSTRIPS uses a state-space representation to create abstraction hierarchies by removing symbols from the formal language [22]. The successors of ABSTRIPS are many, including PRODIGY/EBL [26], ABTWAK [27], PABLO [28], ALPINE [17], HIGHPOINT [29], STAR [22] and HW[19]. Other extensions incorporate the probabilistic distribution of the operators effects and a
distribution of probabilities on the possible initial states of a certain domain [30, 31], which incorporates the probabilistic distribution of the operators effects and a distribution of probabilities on the possible initial states of a certain domain. The main contribution of AI-based abstraction systems was in identifying properties that would render a hierarchical abstraction methodology effective. These include characterizing abstraction hierarchical methodology to be formal, complete, computable, produces simpler models, tractable and inexpensive to develop. Research efforts such as in [17, 32]. Bacchus and Yang [29, 33] have established properties that guarantee the effectiveness of abstraction methodologies. The essence of these properties is to maintain the structure of the solution that is obtained at more abstract levels while refining the solution quality at more detailed levels. The Downward Refinement Property (DRP) [33, 34] and the Ordered Monotonicity Property (OMP) [17] are two examples of such. Both properties have the advantage of being computable, tractable and capture a large spectrum of abstraction models [35]. However, these properties are heuristics that cannot guarantee a significant reduction in search space.

Despite their valuable contributions in characterizing effective abstraction practices, AI-based abstraction systems do not offer a convenient tool to construct abstraction hierarchies suitable for engineering design. That is because most of these systems are based on a STRIPS framework. The nature of primitive elements in the STRIPS language is cumbersome when used to describe engineering design. In fact, in some cases STRIPS representation can result in combinatorial issues [36]. Furthermore, most of AI-based abstraction systems require a goal state to be identified a priori which, presents a significant challenge for design problems. This is due to the fact that a designer might not be aware in advance what will be the final features of the design. For these reasons, there is an urgent need to develop hierarchical abstraction methodologies that utilize the AI-based abstraction advances but is tailored to the engineering design representation and requirements. For that we propose hierarchical abstraction methodology that consists of three phases: the representation phase, the abstraction phase, and finally the development of a design hierarchy. The details of the methodology are explained in the following sections.

III. METHODOLOGY FOR GENERATING ABSTRACTION HIERARCHIES FOR ENGINEERING DESIGN

The developed abstraction methodology is based on the belief that details of a given design problem are not of equal importance. Design details need to be considered in sequent relative to one another for effective design planning. Failing to consider some precedence requirements when solving a design problem will result in resolving large parts of the problem if not the entire problem. This obviously will waste time and effort.

The methodology prescribes a partial order of design parameters under consideration, in a hierarchical representation. Such that no backtracking (looping) occurs throughout the design process. Eliminating backtracking implies that the structure of partial design solutions obtained at abstract levels need not be altered as more design details are introduced gradually, while the design process is evolving. The developed hierarchical abstraction methodology is depicted in Fig. 1.

![Fig. 1 Hierarchical abstraction methodology for design](image)

As shown in Fig. 1, the methodology of developing abstraction hierarchies for engineering design consists of three phases:
1. Representation,
2. Abstraction/clustering, and
3. Layering.

In the representation phase, the design parameters’ space, denoted by $\Omega$, is represented in a manner that would support the abstraction process [37]. This is accomplished by identifying the causal relationships between the different design parameters of $\Omega$ which are represented by what is so called the $R$ matrix.

In the abstraction phase, design parameters are clustered into their abstract design equivalence classes (ADECs) using...
an equivalence class formation algorithm (ECFA) and the interaction matrix $R$ as an input. In this phase, if the parameter space $\Omega$ is found to be irreducible, i.e., belongs to a single equivalence class, then, we conclude that all the design parameters of $\Omega$ communicate with one another. This means that all the design parameters need to be considered simultaneously. If this is the case, then we conclude that using a DAH will add no benefit to the original problem representation. The analysts can choose not to consider hierarchical abstraction or revise the problem definition to eliminate some of the interactions causing irreducibility. However, in some cases this may sacrifice the problem integrity or even might not be possible, due to the criticality of some interactions among some design parameters. For that reason this part is illustrated by dashed lines in Fig. 1. On the other hand, if $\Omega$ is not irreducible, the aggregate flows or interactions among ADECS are calculated (using Eq.(10)) and the aggregate flow matrix denoted by $C$ is constructed accordingly. Then the $C$ matrix is transformed into its canonical form written as $\tilde{C}$ to prepare it for the layering phase.

Finally, in the layering phase, all the ADECS of $\Omega$ are assigned to their appropriate abstraction level in a hierarchy in a way that would eliminate any backtracking or looping. The assignment of ADECS to the different hierarchical levels is accomplished using a level assignment algorithm (LAA). The details of the three methodology phases are explained in the following sections.

IV. PHASE I: REPRESENTATION OF ENGINEERING DESIGN FOR ABSTRACTION

To achieve efficiency in abstraction, the engineering design representation should support the clustering criteria according to which the abstraction is defined. Since our aim is to develop abstraction hierarchies that eliminate backtracking, the representation scheme should focus on causal relationships among the different design parameters. Therefore, we will use a parametric design representation that highlights the causal relationships between the design parameters under consideration.

A. The Parametric Representation of Design

A parameter design space $\Omega$ is a finite (countable) space of all design parameters under consideration. We use $p_i$ to denote parameter $i$ that belongs to $\Omega$, such that $W = \{p_1, p_2, ..., p_n\}$ or $|W| = n$. If the determination of design parameter $p_i$ affects the value of the design parameter $p_j$, we say that that parameter $p_i$ accesses parameter $p_j$, through causal link $r_{ij}$. Therefore, $r_{ij}$ denotes the weight or the extent of causality from $p_i$ to $p_j$, such that:

$$r_{ij} = \begin{cases} 0 & p_j \text{ affects } p_i \\ > 0 & \text{otherwise} \end{cases}$$

To maintain the direction of causal link $r_{ij}$, we restrict it to be nonnegative, i.e., $r_{ij} \geq 0$ for all $i$ and $j$.

Since we can define $r_{ij}$ between every pair of parameters in $\Omega$, it is convenient to represent these weights in a two dimensional matrix $R_{\Omega}$. To be able to trace indirect accessibility (or simply accessibility) we can use matrix multiplication. Let $R^{(s)}$ denote that matrix $R$ is multiplied $s$ times by itself. Based on matrix theory we can interpret $r_{ij}^{(s)} > 0$ as the ability to reach $p_j$ from $p_i$ passing through $s$ causal links (interactions). This is shown by Theorem 1 provided below. The proof for Theorem 1 provided in the appendix.

Theorem 1: Interpretation of $r_{ij}^{(s)} > 0$

If $r_{ij}^{(s)} > 0$ for some $s > 0$, then $p_j$ is accessible from $p_i$ by passing through $s$ interactions (causal links).

The theorem leads to the definition of accessibility and communication provided next.

B. Accessibility between Design Parameters

Definition IV.1: Parameter accessibility

Let $p_i, p_j \in W$, $p_j$ is accessible from $p_i$ (accessible($p_i, p_j$)) if and only if $\forall s > 0$ for some $s = 1, 2, ..., $.

In this research we refer to $r_{ij}^{(s)}$ by $r_{ij}$ for simplicity. Also, it is reasonable to assume that each parameter affects itself, so we state that every parameter is at least accessible by itself, that is:

$$r_{ij} > 0, \text{ for } i = j$$

Moreover, accessibility is transitive, since:

$$p_i, p_j, p_k \in W, \text{ accessible($p_i, p_j$) } \Rightarrow \text{ accessible($p_j, p_k$)}$$

Reflexiveness and transitivity makes accessibility a weak ordering relation [38] that can have a partial ordering relation induced on it. This has the significance of enabling partial ordering for the parameters of $W$, which is the basis for our developed abstraction methodology. When two parameters are accessible to each other, we say that they communicate. Communication is defined below.

C. Communication among Design Parameters

Definition IV.2: Parameter communication

Let $p_i, p_j \in W$, $p_i$ and $p_j$ communicate (communicate($p_i, p_j$)) if and only if the following holds:

$$\text{accessible($p_i, p_j$)} \Rightarrow \text{accessible($p_j, p_i$)}$$

International Scholarly and Scientific Research & Innovation 2(9) 2008
Alternatively, we can say that \( p_i, p_j \in W \) communicate if there exists \( r_{ij}^{(s)} > 0 \) and \( r_{ji}^{(s)} > 0 \) for some \( s = 1, 2, \ldots \). Communication has the following properties:

1. \( \text{communicate}(p_i, p_j) \), "\( p_i, p_j \in W \)"

2. \( \bigcup_{i,j} \text{communicate}(p_i, p_j), "p_i, p_j \in W \)"

3. \( \bigwedge_{i,j} \text{communicate}(p_i, p_j), "p_i, p_j \in W \)"

Equation (5) indicates that communication is reflexive, which is legitimate due to the reflexiveness of accessibility. Equation (6) shows that communication is symmetric, which is true by definition. Moreover, Eq. (7) points to the transitivity of communication that is directly deduced from applying Eq. (3) to the communication definition.

A relation that is reflexive, transitive and symmetric such as communication is an equivalence relation.[38] According to [39], an equivalence relation has the ability to partition the problem space upon which it is defined to disjoint partitions. We will use the communication partitioning ability to cluster communicating group of parameters into abstract equivalence classes. This will be achieved in phase II of the methodology explained in the next section.

V. PHASE II: CLUSTERING TO ABSTRACT DESIGN CLASSES

We construct the abstract design space by clustering related design parameters into their abstract design equivalence classes (ADECs) according to specified clustering criteria. In this research, we utilize communication relations as the criteria to cluster design parameters into ADECs. ADECs are formally defined below.

**Definition V.1: Abstract design equivalence class (ADEC)**

An ADEC denoted by \( c_k \in W, k = 1, 2, \ldots \) is a set of design parameters, by which all the members belonging to it communicate with one another.

Hence determining the value of a design parameter affects the values of all other design parameters that are members of the same class. Moreover, because the clustering is based on an equivalence relation, that is communication, the following must hold for all ADECs:

1. \( \bigcap_{i} c_{ik} = \emptyset, "k \)  
2. \( \bigcup_{i} c_{ik} = W, "k \)  

**Definition V.2: Irreducible parameter space**

The parameter space \( W \) is said to be irreducible if: \( \exists c_i \) such that \( c_i = W \).

Irreducibility implies that the entire parameter space communicates with one another, hence belongs to a single ADEC. We will later show that there will be no gain when applying the developed abstraction methodology to domains with an irreducible parameter space.

A. Algorithm for Clustering Design Parameters into ADECs

In this section we explain an Equivalence Class Formation Algorithm (ECFA) that identifies communicating design parameters, and clusters them into their subsequent, disjointed ADECs. Developed by Gaver and Thompson [40], ECFA identifies ADECs by calculating to-lists and from-lists. The to-lists of parameter \( i \), denoted by \( T_i \), contains all the parameter that \( p_i \) can access in one or more steps. Similarly a from-list of \( p_i \), called \( F_i \) contains all the parameters from which \( p_i \) is accessible in one or more steps. Gaver and Thompson [40] showed that an equivalence class containing \( p_i \) denoted by \( c_i \), is the intersection of the sets \( T_i \) and \( F_i \):

\[
c_i = T_i \cap F_i, "i"
\]

10. **B. Aggregate Interactions Among ADECs**

The classification of design parameters into ADECs leads to the discussion on aggregate interactions or flows that result among them. In previous sections, we used matrices to represent the interactions among parameters; we intend to carry on the same process for the aggregate interactions.

**Definition V.3: ADEC Interaction matrix**

Let \( c_i \) and \( c_j \) be two ADECs. The interaction matrix \( C \) is a two dimensional matrix such that each entry \( c_{ks} \) of \( C \) is defined as follows:

\[
c_{ks} = \frac{1}{\sum_{i,k} \mathbf{r}_{ik}}
\]

\( C \) is a square matrix of size \( m \times m \), where \( m \) is the number of ADECs in \( \Omega \). Each \( c_{ks} \) represents the amount of aggregate interactions that exists among the subsequent parameters of the two ADECs \( k \) and \( k' \), which are mathematically the summation of corresponding rows and columns of the \( R \) matrix. We use \( C^{(s)} \) to denote the \( C \) matrix multiplied \( s \) times by itself. Based on the proof of Theorem 1 given in the appendix (we did not include a separate theorem for \( c_{ks}^{(s)} > 0 \) to avoid repetition), we can
easily show that if \( c_{ik}^{(s)} > 0 \) for some \( s = 1, 2, \ldots \), then there is an interaction between the two ADECs \( k \) and \( k' \) passing through \( s \) aggregate interactions. Hence we say that ADEC \( k' \) is accessible from ADEC \( k \). This leads to the definition of ADEC accessibility.

**Definition V.4**: Accessibility of ADECs

If \( c_{ik}, c_{ki} \neq 0 \) \( W \) are two ADECs, then we say that \( c_{ik} \) is accessible from \( c_k \) (class accessible) if and only if there exists:

\[
c_{ik}^{(s)} > 0, \text{ for some } s = 1, 2, \ldots
\]  

(12)

As for parameter accessibility, class accessibility has the following properties:

1. Reflexive, since:
   \[\text{class accessible}(c_i, c_{i'}) \Rightarrow k = k'\]
   \[\text{(13)}\]

2. Transitive, due to:
   \[\text{class accessible}(c_i, c_{i'}) \wedge \text{class accessible}(c_{i'}, c_{i''}) \Rightarrow \text{class accessible}(c_i, c_{i''})\]
   \[\text{(14)}\]

As indicated earlier a relation that exhibits reflexivity and transitivity is a weak ordering relationship [38]. This property will be used later to partially order the design parameters of the design space \( \Omega \) in a DAH. The details of this process will be explained in the analysis section of this paper.

Another important characterization of ADECs is whether a class is absorbing or transient. The distinction between these types of classes is provided in the following definitions.

**Definition V.5**: Absorbing ADEC (AADEC)

An AADEC \( c_i \neq 0 \) \( W \) is one where:

\[
c_{ik}^{(s)} = 0, \text{ for } k' \neq k'
\]  

(15)

**Definition V.6**: Transient ADEC (TADEC)

A TADEC \( c_i \neq 0 \) \( W \) is one where:

\[
c_{ik}^{(s)} > 0, \text{ for } k' \neq k'
\]  

(16)

In other words, an AADEC is a class that does not access any class other than itself. However, a TADEC as one that is able to access other classes beside itself.

### C. Canonical Form of the C Matrix

To prepare the \( C \) matrix for the layering phase we rearrange its rows and columns, such that the first \( m - t \) ones contain the AADECS, while the remaining \( t \) ones contain the TADECS. When this segregation is applied to the \( C \) matrix, then it is said to be in the canonical form denote it by \( \bar{C} \). A general structure of a \( \bar{C} \) matrix is given in the matrix below:

\[
\bar{C} =\begin{pmatrix}
D & 0 \\
T & Q
\end{pmatrix}
\]

The resultant submatrices of \( \bar{C} \) are as follows:

1. \( D_{(m-t) \times (m-t)} \) is a diagonal matrix, because it depicts the interaction among AADECs only. Note that an AADEC has access to no other class but itself (see Eq.(15)).
2. \( T_{(m-t) \times t} \) consists entirely of zeros, since it is not possible to have interaction from AADECS to TADECS.
3. \( T_{(m-t) \times t} \) depicts the interactions from each TADEC to each AADEC.
4. \( Q_{(m-t) \times (m-t)} \) depicts the interactions among all the TADECs of \( \Omega \).

The canonical form has been used requisitely in the literature of Markov Chains to study the behavior of the chain until absorption. Here the canonical form will be used as an effective tool to organize the aggregate interactions between different ADECS. This will shortly be used to assign each ADEC to its appropriate level of abstraction in a DAH.

### VI. PHASE III: LAYERING ADECS TO MULTIPLE HIERARCHICAL LEVELS

Having defined the relational properties that characterize different ADECS, we are now ready to assign each ADEC to its appropriate level of abstraction in a DAH. The layering process is designed to eliminate any backtracking in the design plan.

The construction of a DAH is conducted in a recursive and bottom-up manner. It starts building the hierarchy from the lowest level of detail (level zero) and subsequently builds higher levels based on the abstract class accessibility relationships that exist among different ADECS.

Level zero is designated to include the details that can be postponed until the end when solving the problem hierarchically. However, level \( n \), the highest level of abstraction, includes the details that need to be considered in the beginning. Therefore, the algorithm executes the hierarchy in a last in first out (LIFO) basis, as it builds the hierarchy in a
bottom-up fashion, but expects it to be executed in a top-down fashion (see Fig. 2).

![Bottom-up abstract model building and top-bottom execution](image)

The assignment of design parameters to levels is based on the theorems given below. The proof for each of these theorems is provided in the appendix.

**Theorem 2:** The assignment of design parameter to abstraction levels

Let $level(p_i)$ denote the level of the design parameter $p_i$ in a DAH. For all $p_i, p_j \in W$, if $c_{ij}^{(s)} > 0$ for some $s > 0$, then we must have $level(p_i) \geq level(p_j)$ to avoid backtracking.

The above theorem indicates that if $p_i$ affects $p_j$, then $p_i$ should at least be at the same or a higher level than $p_j$.

**Theorem 3:** The assignment of communicating design parameters to abstraction levels

Let $level(p_i)$ denote the level of design parameter $p_i$ in the DAH. For all $p_i, p_j \in W$, if $communicate(p_i, p_j)$, then $level(p_i) = level(p_j)$.

Theorem 3 indicates that communicating parameters are equivalent in terms of level. Therefore, they need to be assigned the same level to avoid backtracking.

**Theorem 4:** The assignment of ADECs to abstraction levels

Let $level(c_k)$ denote the level of ADEC $c_k$ in a DAH. For all $c_i, c_j \in W$ where $i \neq j$, if $c_{ij} > 0$, then $level(c_i) > level(c_j)$ to avoid backtracking.

Based on the above theorems, we can conclude that considering ADECs (not parameters) is sufficient to produce a DAH with no backtracking. Next, we incorporate the above theorems into a level assignment algorithm that is able to generate automatic loop-free DAHs.

A. The Level Assignment Algorithm

The Level Assignment Algorithm (LAA) will generate DAHs by assigning ADECs to their appropriate level of abstraction. LAA works on the premises of the level assignment theorems provided in the previous section. The input for LAA is an $\Omega$ that is not irreducible. If $\Omega$ was irreducible, then based on the definition of irreducibility, the design parameters of the entire design space would communicate with one another. In that case, according to Theorem 3, all the ADECs and their subsequent parameters are assigned to the same level. Therefore, we can conclude that a hierarchy cannot be generated, as it would be pointless to have a hierarchy of a single abstraction level.

As shown in Fig. 3, the LAA first initializes the $level$ variable to zero and the ADEC index $i$ to one. Moreover, initially the unassigned array will contain all the ADECs while the assigned array is empty. LAA first assigns all AADECs to the lowest level of detail, and then assigns TADECs to higher levels of abstraction, according to the ADEC accessibility relationship. The details of these assignments are discussed below.

1) The Assignment of AADECs

By definition, an AADEC does not access to classes other than itself. Therefore, the design parameters that belong to an AADEC do not affect any parameters of other ADECs. For that reason, they can be considered as late as possible while solving the problem. Therefore, LAA places them in the lowest level of the DAH, that is, level zero. This complies with the establishment of Theorem 1. The assignment of AADECs is depicted in the shaded part of LAA in Fig. 3. In this part, the algorithm scans all $c_k$, $k = 1, 2, ..., m$ for AADECs. If $c_k$ is absorbing, then, and $c_k$ is removed from the unassigned array and added to the assigned array. The process repeats until no more AADECs are found. Then, the level is raised by one.

2) The Assignment of TADECs

After assigning all AADECs to level zero, LAA scans the $C$ matrix for any classes in the unassigned array that access any of the classes in the assigned array and assigns them to the current level. This assignment is based on Theorem 4.
Start
Input: T (Q not irreducible)

Initialization
level = 0, k = 1, assigned = {}, unassigned = {mkck, ..., 2, 1}

assigned = assigned + {ck}
unassigned = unassigned - {ck}

k = m?

level = level + 1

ck absorbing?

Stop
Output: All classes assigned to levels

For all k, i ∈ unassigned

is there 0 and 0 !™! kikj cc, ikz?

assigned = assigned + {ck}
unassigned = unassigned - {ck}

level(ck) = level

All ck assigned?

Yes

No

level = level + 1

Fig. 3 The level assignment algorithm

In particular, due to accessibility, if c_y > 0 then c_y contains at least one design parameter that affects some parameter in c_x. This means that c_x needs to be considered before c_y and is hence placed in a higher abstraction level (level(c_x) > level(c_y)). However, we need to make sure that there is no other TADEC c_k that is accessed by c_y, which is one level higher than the current level. In addition, we must have level(c_x) > level(c_x) > level(c_y) to guarantee no backtracking (see Theorem 4). If this is the case (S c_y > 0), then we postpone the assignment of the level of c_x until an appropriate time, otherwise level(c_y) = level which is currently equal to one. Accordingly, we update the unassigned array by removing c_y and adding it to the assigned array. The variable level is raised by one again. And the process repeats until all TADECs are in the assigned array.

The next section provides analysis to prove that any DAH produced using the developed methodology is loop-free.

VII. ANALYSIS ON THE HIERARCHICAL ABSTRACTION METHODOLOGY

In the previous sections we presented an integrated recursive bottom-up methodology to build DAHs of a parameter space. The objective of the methodology was to produce loop-free abstractions. A loop-free abstraction is one where backtracking never occurs across the levels of the DAH, which is the key to the success of the developed methodology. In this section we will theoretically demonstrate that DAHs developed by the methodology in hand are loop-free.

Definition VII.1: Backtracking
Let c_x, c_y ∈ W be two ADECs, a backtrack b occurs if:
1. classaccessible(c_x, c_y) holds, and
2. level(c_y) > level(c_x).

Therefore, a backtrack b implies that c_x was solved before c_y, because level(c_y) > level(c_x). However, as c_x affects c_y, due to classaccessible(c_x, c_y), it will require resolving c_y, hence a backtrack.

Definition VII.2: Loop-Free
A DAH is loop-free if backtracking never occurs across any of its abstraction levels.

The following definitions will assist in proving that the developed hierarchical abstraction methodology produces loop-free DAHs.

Definition VII.3: Weak ordering relation
A relation T that is reflexive and transitive is called a weak ordering relation.

Definition VII.3 was obtained from the theory of ordered relations [39]. In previous sections we have shown that accessibility in general and class accessibility in particular are reflexive and transitive, and thus are weak ordering relations (WOR). The significance of WOR lies in their ability to order the design parameters of Ω according to the relation upon which it is defined. In our case, this relation is the accessibility relationship.

It is worthwhile to discuss the relation between parameter accessibility and class accessibility in terms of the ordered relations theory. This will help justify why class accessibility is sufficient enough to produce loop-free abstractions. This discussion will be based on the following definition, which is also obtained from the theory of ordered relations [39].
Definition VII.4: Induced relation

Let \( T \) be a WOR, and \( T^* \) is a relation defined on the equivalence classes of \( T \) so that \( uT^*v \) hold between two equivalence classes if and only if \( xTy \), whenever \( x \mid u \) and \( y \mid v \), then \( T^* \) is an induced relation on \( T \).

Based on Definition VII.4, accessibility is a WOR induced on accessibility, because it is defined on the equivalence classes of accessibility. Specifically, \( classaccessible(c_i,c_j) \) hold if and only if \( \delta p, \bar{1} c_i, p, \bar{1} c_j \), where \( accessible(p,p) \) holds.

Definition VII.5: Partial ordering

A WOR whose equivalence relation is the identity relation is called a partial ordering.

We have shown earlier that communicating parameters are equivalent in terms of order (see Theorem 3) such that, if \( communicate(p,p) \), then \( level(p) = level(p) \). Since ADECs are constructed based on the communication relationship, then the induced class accessibility relation is a partial ordering (PO). A PO obtains its name due to the fact that the elements of each equivalence class are not ordered with respect to one another [41]. Note that PO is a special case of WOR as it has the property that none of its elements are alike. In other words, we cannot have an identity relation among ADECs. Therefore, the resultant DAH based on PO is loop-free (i.e. no loops among classes). This result was also indicated in Theorem 4, where if \( c_{ei} > 0 \), then we must have \( level(c_i) > level(c_e) \) to avoid backtracking. We can also reach the same result by defining minimal and maximal elements.

Definition VII.6: Maximal and minimal elements

Let \( T \) be a WOR, an element \( x \mid \bar{1} W \) is called a maximal if \( \delta y \parallel xTy \). For which if \( x \) is unique then it is called a maximum. Similarly, \( x \) is a minimal element if \( \delta y \parallel xTy \) for which if \( x \) is unique then it is called a minimum.

Applying the above definition to class accessibility, we conclude that an AADEC is a minimal, since \( c_{ie} = 0 \) for all \( k \mid k \neq e \). On the other hand, a TADEC \( c_i \) that is not accessed by an ADEC other than itself \( (c_{ik} = 0 \) for all \( k \mid k \neq i \)) is a maximal.

Theorem 5: Loop-Free abstraction

Any DAH developed using class accessibility is loop-free.

Proof

Looping (backtracking) occur if \( \delta c_i, c_j \parallel W \), where \( classaccessible(c_i,c_j) \) and \( level(c_i) > level(c_j) \). We will show that this never occurs, considering the three cases of minimal, maximal, and intermediate elements.

Case I (minimal): if \( c_i \) is absorbing, then, it is a minimal element, \( and level(c_i) = 0 \). Then \( \delta c_j \parallel W \), where \( classaccessible(c_i,c_j) \), thus \( level(c_i) > level(c_j) \) cannot occur.

Case II (maximal): if \( c_i \) is a maximal element, then \( level(c_i) = n \). Thus \( \delta c_j \parallel W \), where \( level(c_j) > level(c_i) \).

Case III (intermediate): if \( c_i \) is an element neither a maximal nor a minimal, then it must be true that \( \delta c_j \parallel W \), where \( classaccessible(c_i,c_j) \). And it also must be true that \( c_j \parallel W \), such that \( classaccessible(c_i,c_j) \). Since class accessibility is a PO then \( level(c_i) < level(c_j) < level(c_i) \) and a reverse order can never occur.

From these three cases, we conclude that \( level(c_i) > level(c_j) \) will never occur for all \( classaccessible(c_i,c_j) \). Hence it is loop-free.

By providing this proof, we have demonstrated that a DAH developed by the methodology in hand will always produce loop-free hierarchical abstractions. Now we will apply our methodology to an engineering design example.

VIII. An Illustrative Example

We now demonstrate the development of a DAH using the hierarchical abstraction methodology on an engineering design of a chemical processing system.

A. Phase I: Representation

As shown in Fig. 1, in the representation phase, we need to identify and represent the parameters for the design of the chemical processing system. Moreover, we need to represent interactions among all design parameters according to the \( R \) matrix representation.

1) Design Parameters of the Chemical Processing System

in [16, 42] provided a high level description of twenty design elements for a design of a chemical system. These elements represent the parameter space \( \Omega \) and are shown in Table I.
<table>
<thead>
<tr>
<th>Design Parameters</th>
<th>c1</th>
<th>c2</th>
<th>c3</th>
<th>c4</th>
<th>c5</th>
<th>c6</th>
<th>c7</th>
<th>c8</th>
<th>c9</th>
<th>c10</th>
</tr>
</thead>
<tbody>
<tr>
<td>p1 : Operating structure design</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>p2 : Vessel design</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>p3 : Plant layout/general arrangement</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>p4 : Shipping design</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>p5 : Process engineering</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>p6 : Structural documentation</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>p7 : Size valves</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>p8 : Pressure drop analysis</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>p9 : Process and instrumentation diagram</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>p10 : Wind load design</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

The above R matrix is the transpose of the design matrix provided in Chen and Lin [42]. This is because the causal relations in Chen and Lin [42] were defined in reversed order compared to the way they are defined in this research.

2) The R Matrix for the Chemical Processing System

Based on the causal relations among the design parameters that were discussed in Chen and Lin [42], we can develop the corresponding R matrix using Eq. (1), where we use 1 to indicate a parameter accessibility between two design parameters, and zero otherwise. The R matrix is provided below:

\[
\begin{pmatrix}
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\end{pmatrix}
\]

B. Phase II: Clustering and Abstraction

In this phase we cluster communicating design parameters into their subsequent mutually exclusive ADECs and calculate the subsequent aggregate flow.

1) Clustering the Design Parameters into ADECs

The clustering process for the design parameters is accomplished using ECFA. The corresponding design parameters’ to-lists, from-lists and the resultant ADECs obtained using ECFA are listed in Table II.

In Table II, the design parameters for the chemical processing system have been abstracted to ten distinct ADECs. These are c1 = \{1, 4, 5, 8, 10, 11, 17, 18, 19\}, c2 = \{2\}, c3 = \{3\}, c4 = \{6, 14, 20\}, c5 = \{7\}, c6 = \{9\}, c7 = \{12\}, c8 = \{13\}, c9 = \{15\} and c10 = \{16\}. The abstract design space includes two AADECs or minimal elements, these are c4 and c10, while the remaining are TADECs. Since we have more than a single ADEC, we can conclude that the design parameter space \( \Omega \) is not irreducible. As discussed earlier, this provides an early indication that DAHs will be beneficial to the problem in hand. One distinctive benefit of applying DAHs to the design of the chemical processing system is the reduction of the problem size to half of its original parametric problem representation.

2) The C Matrix for the Chemical Processing System

Now we calculate the aggregate interactions among the AADECs and the TADECs of the chemical processing system using Eq.(10). The corresponding C matrix is provided below:

\[
\begin{pmatrix}
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 4 \\
2 & 1 & 0 & 1 & 0 & 0 & 1 & 1 & 1 & 1 \\
0 & 1 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 1 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
2 & 1 & 0 & 1 & 1 & 0 & 0 & 1 & 0 & 0 \\
2 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 \\
1 & 0 & 0 & 1 & 0 & 1 & 1 & 1 & 0 & 0 \\
2 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\
2 & 0 & 0 & 2 & 0 & 0 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \\
\end{pmatrix}
\]

The canonical form \( \tilde{C} \) of the C segregates the AADAEs of C in the first two rows and columns from the TADECs, which are transferred to the remaining eight rows and columns of \( \tilde{C} \). \( \tilde{C} \) matrix for the chemical processing system is:
C. Phase III: Constructing the DAH for the Design Problem

In this phase, we utilize the interactions among the different ADECs to recursively develop a DAH for the design of the chemical processing system. As indicated in the methodology, DAHs are designed to be loop-free. In terms of the problem in hand, obtaining partial design solutions by determining the values of some design parameters obtained at a given abstraction level need not be altered as the design process progresses hierarchically to more detailed levels.

Each ADEC is assigned to its appropriate abstraction level using LAA. Here we shall illustrate a step-by-step application of LAA to the design of a chemical processing system.

1. Initialization: According to LAA, the DAH is constructed in a bottom-up manner, and executed top-down. Therefore, the first level to be created is level zero, which is the lowest level in the DAH. Hence, initially the variable level is bound to zero (level = 0). Moreover, in the initialization step the unassigned array is set to contain all the classes while the assigned array is set to be empty.

2. Level Assignment of ADECS: Scanning the \( \mathcal{C} \), we will find that the submatrix \( D \) contains only two AADECS, which are \( c_4 \) and \( c_{10} \). Thus, according to LAA they need to be assigned to level zero (level\((c_4) = \text{level}(c_{10}) = 0\) ). The assigned array and the unassigned array are both updated to include the recently assigned classes to the former and delete them from the latter (\( \text{assigned} = \{c_4,c_{10}\}, \text{unassigned} = \{c_1,c_2,c_3,c_4,c_5,c_6,c_7,c_8,c_9\} \) ). When no more ADECS are found, the variable level is raised by one (level = 1).

3. Level Assignment of TADECS: In this part of LAA, we iteratively assign each TADEC to its appropriate level of detail, according to two attributes: its relation to the recently assigned classes (currently depicted in the \( T \) submatrix of \( \mathcal{C} \) ), and the way TADECs interact with one another (illustrated in the \( Q \) submatrix of \( \mathcal{C} \) ). If an unassigned TADEC \( k \) accesses to an assigned class \( j \) (\( c_j > 0 \) ) that belongs to the assigned array, but does not access any other unassigned class \( i \) (\( \text{assigned}(c_i) = 0 \) ) belonging to the unassigned array, it is then assigned to the current level. The process repeats until all classes are assigned to some level in the DAH. Fig. 4 shows the iterations of LAA applied to the ADECS of the abstraction problem of the chemical system.

4. Output: The output of the LAA is a complete specification of the level assignment of each ADEC in the design problem, which constitutes the DAH shown in Fig. 5. Fig. 5 also illustrates the causal links among different levels of the DAH, where the solid lines are the ones between two consecutive levels and the dashed line depicts the ones otherwise. Moreover, the Fig shows no backtracking among any of the abstraction levels developed.

### Table II

<table>
<thead>
<tr>
<th>p</th>
<th>To-Lists</th>
<th>From-Lists</th>
<th>ADECs</th>
</tr>
</thead>
<tbody>
<tr>
<td>(1, 4, 5, 10, 14, 16, 18, 20, 21, 11)</td>
<td>1, 2, 3, 4, 5, 7, 8, 9, 10, 11, 12, 13, 15</td>
<td>(1, 4, 5, 8, 10,)</td>
<td></td>
</tr>
<tr>
<td>(10, 8, 10)</td>
<td>17, 18, 19</td>
<td>11, 17, 18, 19</td>
<td></td>
</tr>
<tr>
<td>(2, 10, 13, 14, 15, 16, 18, 19, 11)</td>
<td>2, 3, 7, 9, 12</td>
<td>(2)</td>
<td></td>
</tr>
<tr>
<td>(17, 20, 4, 6, 8, 11)</td>
<td>3</td>
<td>(3)</td>
<td></td>
</tr>
<tr>
<td>(3, 8, 9, 11, 15, 16, 1, 4, 6, 10, 19)</td>
<td>5</td>
<td>(5)</td>
<td></td>
</tr>
<tr>
<td>(2, 5, 17, 20, 14, 19, 13)</td>
<td>11, 17, 18, 19</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(4, 1, 6, 20, 5, 14, 16, 6, 18)</td>
<td>1, 2, 3, 4, 5, 7, 8, 9, 10, 11, 12, 13, 15</td>
<td>(1, 4, 5, 8, 10,</td>
<td></td>
</tr>
<tr>
<td>17, 18, 19</td>
<td>11, 17, 18, 19</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(5, 4, 8, 11, 16, 19, 1, 17, 20, 6, 10)</td>
<td>1, 2, 3, 4, 5, 7, 8, 9, 10, 11, 12, 13, 15</td>
<td>(1, 4, 5, 8, 10,</td>
<td></td>
</tr>
<tr>
<td>18, 14</td>
<td>11, 17, 18, 19</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(6, 14, 20)</td>
<td>1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13</td>
<td>(6, 14, 20)</td>
<td></td>
</tr>
<tr>
<td>15, 14, 17, 18, 19, 20</td>
<td>(7)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(7, 2, 5, 11, 13, 14, 18, 10, 15, 16)</td>
<td>y</td>
<td>(7)</td>
<td></td>
</tr>
<tr>
<td>4, 8, 9, 1, 17, 20, 6</td>
<td>(8)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(8, 1, 4, 6, 10, 19, 5, 14, 16, 19, 11)</td>
<td>1, 2, 3, 4, 5, 7, 8, 9, 10, 11, 12, 13, 15</td>
<td>(1, 4, 5, 8, 10,</td>
<td></td>
</tr>
<tr>
<td>17, 20</td>
<td>11, 17, 18, 19</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(9, 2, 5, 17, 20, 10, 13, 14, 15, 16)</td>
<td>3, 9, 12</td>
<td>(9)</td>
<td></td>
</tr>
<tr>
<td>18, 4, 8, 11, 19, 6, 1</td>
<td>(10)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(10, 5, 16, 19, 4, 8, 11, 1, 17, 20, 6)</td>
<td>1, 2, 3, 4, 5, 7, 8, 9, 10, 11, 12, 13, 15</td>
<td>(1, 4, 5, 8, 10,</td>
<td></td>
</tr>
<tr>
<td>18, 14</td>
<td>11, 17, 18, 19</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(11, 1, 5, 18, 4, 10, 14, 16, 19, 6)</td>
<td>1, 2, 3, 4, 5, 7, 8, 9, 10, 11, 12, 13, 15</td>
<td>(1, 4, 5, 8, 10,</td>
<td></td>
</tr>
<tr>
<td>17, 20</td>
<td>11, 17, 18, 19</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(12, 5, 9, 11, 13, 15, 20, 4, 6, 16)</td>
<td>12</td>
<td>(12)</td>
<td></td>
</tr>
<tr>
<td>19, 2, 17, 1, 16, 14, 10</td>
<td>(13)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(13, 1, 7, 4, 5, 10, 14, 16, 6, 8, 20)</td>
<td>2, 3, 7, 9, 12, 13</td>
<td>(13)</td>
<td></td>
</tr>
<tr>
<td>11, 19, 10</td>
<td>(14)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(14, 20, 6)</td>
<td>1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 17, 18, 19, 20</td>
<td>(8, 14, 20)</td>
<td></td>
</tr>
<tr>
<td>(15, 1, 4, 6, 14, 5, 10, 16, 17, 20)</td>
<td>2, 3, 7, 9, 12, 15</td>
<td>(15)</td>
<td></td>
</tr>
<tr>
<td>11, 19, 10</td>
<td>(16)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(16)</td>
<td>1, 2, 3, 4, 5, 7, 8, 9, 10, 11, 12, 13, 15</td>
<td>(16)</td>
<td></td>
</tr>
<tr>
<td>16, 17, 18, 19</td>
<td>(17)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(17, 4, 5, 6, 8, 20, 11, 16, 19, 14)</td>
<td>1, 2, 3, 4, 5, 7, 8, 9, 10, 11, 12, 13, 15</td>
<td>(1, 4, 5, 8, 10,</td>
<td></td>
</tr>
<tr>
<td>10, 10</td>
<td>11, 17, 18, 19</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(18, 6, 11, 16, 19, 1, 4, 6, 10, 5, 17)</td>
<td>1, 2, 3, 4, 5, 7, 8, 9, 10, 11, 12, 13, 15</td>
<td>(1, 4, 5, 8, 10,</td>
<td></td>
</tr>
<tr>
<td>14, 20</td>
<td>11, 17, 18, 19</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(19, 5, 10, 17, 4, 5, 14, 16, 6, 8, 20)</td>
<td>1, 2, 3, 4, 5, 7, 8, 9, 10, 11, 12, 13, 15</td>
<td>(1, 4, 5, 8, 10,</td>
<td></td>
</tr>
<tr>
<td>11, 15</td>
<td>11, 17, 18, 19</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(20, 6, 14)</td>
<td>1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13</td>
<td>(6, 14, 20)</td>
<td></td>
</tr>
<tr>
<td>14, 15, 17, 18, 19, 20</td>
<td>(18)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
We have presented a hierarchical abstraction methodology suitable for engineering design. The developed hierarchical abstraction methodology consists of three phases: representation, abstraction, and layering of clustered abstract design parameters at multiple levels of the abstraction hierarchy. The methodology guarantees that partial design solutions obtained at higher levels of the hierarchy need not be altered as the design accrues gradually at lower detail levels. The developed abstraction hierarchies are recursively built bottom-up, but are executed top-down. A successful application of the methodology will facilitate improved decisions at early stages of the design, and allow the use of resources to focus on critical aspects of the design at its different phases. Moreover, the presented methodology identifies design tasks that are possible to accomplish concurrently. However, the extent of the gained efficiency largely depends on the context to which this methodology is applied. A design problem with an irreducible parameter space will result in an ineffective application, as the benefits of hierarchical representation will not be realized. Future research is directed towards identifying special cases of the parameter space that possess certain desirable characteristics, such as parallel execution. Moreover, further work will also examine the magnitude of causal relations to establish thresholds above which an interaction is considered significant enough to be accounted for when constructing abstraction hierarchies for engineering design.

IX. CONCLUSION

We have presented a hierarchical abstraction methodology suitable for engineering design. The developed hierarchical abstraction methodology consists of three phases: representation, abstraction, and layering of clustered abstract design parameters at multiple levels of the abstraction hierarchy. The methodology guarantees that partial design solutions obtained at higher levels of the hierarchy need not be altered as the design accrues gradually at lower detail levels. The developed abstraction hierarchies are recursively built bottom-up, but are executed top-down. A successful application of the methodology will facilitate improved decisions at early stages of the design, and allow the use of resources to focus on critical aspects of the design at its different phases. Moreover, the presented methodology identifies design tasks that are possible to accomplish concurrently. However, the extent of the gained efficiency largely depends on the context to which this methodology is applied. A design problem with an irreducible parameter space will result in an ineffective application, as the benefits of hierarchical representation will not be realized. Future research is directed towards identifying special cases of the parameter space that possess certain desirable characteristics, such as parallel execution. Moreover, further work will also examine the magnitude of causal relations to establish thresholds above which an interaction is considered significant enough to be accounted for when constructing abstraction hierarchies for engineering design.

X. APPENDIX

Theorem 1: Interpretation of $r_{ij}^{(s)} > 0$

If $r_{ij}^{(s)} > 0$ for some $s > 0$, then $p_j$ is accessible from $p_i$ by passing through $s$ interactions (causal links).

Proof

Consider getting from $p_i$ to $p_j$ passing through two interactions. Then, there must be an intermediate parameter $p_k$ to pass through to get to $p_j$, hence $r_{ij}^{(2)} = \sum_k r_{ik} r_{kj}$. This is the same as if we multiplied $R$ by itself. Specifically, $r_{ij}^{(2)}$ is the $ij^{th}$ entry of the $R^{(2)}$ matrix. Similarly, getting from $p_i$ to $p_j$ passing through three interactions. Then, $r_{ij}^{(3)} = \sum_k r_{ik}^{(2)} r_{kj}$. By matrix multiplication, $r_{ij}^{(3)}$ is the $ij^{th}$ entry of the $R^{(3)}$ matrix. Therefore, by mathematical induction $r_{ij}^{(s)}$ is the $ij^{th}$ entry of the $R^{(s)}$. Hence, $r_{ij}^{(s)} > 0$ indicates that we can reach $p_j$ from $p_i$ passing through $s$ interactions.
**Theorem 2:** The assignment of design parameters to abstraction levels

Let \( \text{level}(p_i) \) denote the level of the design parameter \( p_i \) in a DAH. For all \( p_i, p_j \), if \( c^{(i)}_j > 0 \) for some \( s > 0 \), then we must have \( \text{level}(p_i) < \text{level}(p_j) \) to avoid backtracking.

**Proof**

The above theorem indicates that if \( p_j \) is accessible from \( p_i \), then, \( p_i \) should be at that same or a higher level than \( p_j \). By definition, if \( r^{(i)}_j > 0 \) for some \( s > 0 \) holds, then design parameter \( p_i \) affects design parameter \( p_j \). If we let \( \text{level}(p_i) < \text{level}(p_j) \), then based on the top-bottom execution \( p_i \) will be solved before \( p_j \). But \( p_j \) affects \( p_i \), hence solving \( p_j \) requires resolving \( p_i \). Since \( \text{level}(p_i) < \text{level}(p_j) \), then this results in backtracking. Therefore, if \( r^{(i)}_j > 0 \) for some \( s > 0 \), then \( \text{level}(p_i) < \text{level}(p_j) \) must hold to avoid backtracking.

**Theorem 3:** The assignment of communicating design parameters to abstraction level

Let \( \text{level}(p_i) \) denote the level of design parameter \( p_i \) in the DAH. For all \( p_i, p_j \), if \( \text{communicate}(p_i, p_j) \), then \( \text{level}(p_i) = \text{level}(p_j) \).

**Proof**

If \( \text{communicate}(p_i, p_j) \), then by definition there exists \( r^{(i)}_j > 0 \) and \( r^{(j)}_i > 0 \) for some \( s, s_2 > 0 \). Hence, by Theorem 2, \( \text{level}(p_i) = \text{level}(p_j) \), which implies \( \text{level}(p_i) = \text{level}(p_j) \).

**Theorem 4:** The assignment of ADECs to abstraction levels

Let \( \text{level}(c_i) \) denote the level of ADEC \( c_i \) in a DAH. For all \( c_i, c_j \), if \( i < j \), if \( c^{(i)}_j > 0 \), then \( \text{level}(c_j) > \text{level}(c_i) \) to avoid backtracking.

**Proof**

The proof of this theorem is a direct result of applying Theorem 2 and Theorem 3. Theorem 4 indicates that if class \( c_i \) accesses \( c_j \), then \( c_j \) should be placed at least one level higher than the level of \( c_j \). Based on the definition of accessibility, if \( c^{(i)}_j > 0 \) then \( s_{p_i} \leq c_i \) and \( s_{p_j} \leq c_j \) such that \( r^{(i)}_j > 0 \) for some \( s > 0 \). Based on Theorem 4, \( \text{level}(p_i) < \text{level}(p_j) \). Since classes consists of communicating parameters, then \( \text{level}(c_j) = \text{level}(c_i) \) when \( c^{(i)}_j > 0 \). Therefore, \( \text{level}(c_j) > \text{level}(c_i) \) when \( c^{(i)}_j > 0 \), and hence \( c_i \) need be considered \( c_j \) to avoid backtracking.

**REFERENCES**


[16] Chen, S.-J. “Project task coordination and team organization in concurrent engineering”, in Department of Industrial Engineering. 1999, State University of New York at Buffalo: Buffalo, NY.


Esra E. Aleisa is an assistant professor of Industrial and Management Systems Engineering (IMSE) at Kuwait University. She has received her Masters and PhD in Industrial Engineering and production systems from the department of Industrial Engineering at the State University of New York at Buffalo in 2001 and 2005 respectively. In 1998, she has earned her B.S. degree in industrial engineering from Kuwait University.

Dr. Esra Aleisa research interests include, Planning and design of large scale facilities, simulation and improvement of manufacturing and service systems, multilevel planning and design of complex engineering design, group technology (GT), and design structured matrices (DSM). She is a member of Omega Rho, the international operations research honor society, IEEE, INFORMS, IIE, ASEE.

LI LIN is Professor of Industrial Engineering at the University at Buffalo, the State University of New York. His research interests include concurrent engineering and product life cycle design, computer simulation, and manufacturing systems design and control. Dr. Lin’s research has been supported by the National Science Foundation (NSF), the Environmental Protection Agency (EPA) and several industrial companies. He has published over forty papers in refereed research journals.